

## DES 12 Channel Board - Functional Tests: CCD Acquisition Board Revision 1.0

## Stage 1. Preparation of documentation and configuration settings - Table 1.

Board Part Number	#	Board Serial Number	3
Date Of Tests	November , 2009	Name Of Person Testing	S. Holm
Suggested Filename To Save	CCDACQ_12Ch_REPORT_BOARD#.xls	Sequence number:	Test

## Stage 3. Power plane short test - Table 2.

Short test to ground			
Supply Name	Impedance to ground	Test Point	
+1.2VD	40.00	TP43	~60 ohms ***** Removed most of the components from the rail 1 at a time and never found a flaw, could possibly be in FPGA
+1.8VD	3.5M	TPB12	
+2.5VD	20k	TPB11	
+3.3VD	10k	D13	
+5VD	20k	D14	
+5VA	400k	C267	
-5VA	30k	C270	
+15VA	2M	C288	
-15VA	20K	C282	
-28VA	2.5M	C307	

## Stage 4. Firmware programming tests - Table 3.

JTAG Order	Designator	Device	Load File	Check Sum or User Code
1	U122	XCF08PFS48C PROM	CcdAcqFpgaV41.mcs	0014ef670
2	U114	Spartan3 XC3S2000 FPGA	ccdacfpgav41.bit	5102801

## Stage 5. Power Consumption - Table 4.

Power Supply Consumption			
Supply Name	Measured Voltage at test point	Measured Current on power supply	Test Point
+1.2VD	1.20	N/A	TP43
+1.8VD	1.80	N/A	TPB12
+2.5VD	2.50	N/A	TPB11
+3.3VD	3.30	0.217	D13
+5VD	5.00	0.137	D14
+5VA	5.00	0.54	C267
-5VA	-5.00	0.442	C270
+15VA	15.00	0.572	C288
-15VA	-15.00	0.427	C282
-28VA	-28.00	0.226	C307
Vref 0+	10.03	N/A	R534
Vref 0-	-2.50	N/A	R525
Vref Offset	2.50	N/A	R573
Vclamp	1.80	N/A	VIA
ADC Ref.	2.50	N/A	VIA
Vref 1+	2.50	N/A	R537
Vref 1-	-10.07	N/A	R535
Vref 2+	5.00	N/A	R563
Vref 2-	-2.50	N/A	R555
Vref 3+	2.50	N/A	R543
Vref 3-	-10.02	N/A	R571

Power Dissipation:

27.6 Watts

~27 watts +/- 5%

Vsub+ Reference(+10v)  
Vsub - Reference(-2.5v)  
ADC Offset Reference(+2.5v)  
ADC Clamp Voltage(+1.8v)  
ADC Reference Voltage(+2.5v)  
Vru and Vrl + Reference(+2.5v)  
Vru and Vrl - Reference(-10v)  
Vog + Reference(+5v)  
Vog - Reference(-2.5v)  
Vdd + Reference(+2.5v)  
Vdd - Reference(-10v)

## Stage 7. Basic Bus Transactions - Digital Register Tests - Table 5.





Register name	Put an X on any bit that has an error				Function	Test name		
	31-24	23-16	15-08	07-00		Pattern	Walking 0's	Walking 1's
CDS Control			00000000	00000000	16 bit R/W			
Digital Output	00000000	00000000	00000000	00000000	32 bit R/W			
ADC Config			0000	00000000	12 bit R/W			
Offset DAC			0000	00000000	12 bit R/W			
Bias DAC			0000	00000000	12 bit R/W			
Telemetry Config			0000		4 bit R/W			
Auxiliary Config		00	00000000		10 bit R/W			
Redirect			0000		4 bit R/W			
Pixel Transfer			00000000		8 bit R/W			
Micro SEQ			00000000	00000000	16 bit R/W			
RAM Buffer			00000000	00000000	16 bit R/W			
LED Control			0000		4 bit R/W			
Control			00000000	00000000	16 bit R/W			
All Register Test	00000000	00000000	00000000	00000000	16 bit R/W	YES	Passed	ALL

## Stage 8. Bias Voltage settings and output enables testing - Table 6

DAC	Bias Voltage Test Data			50%	10-90%			
Value	410	2048	3686	rms Noise	Rise Time			
Signal	volts	volts	volts	uV	millisec.	Fanout Brd	Slope	Offset
Vru 0	-13.21	-5.67	1.86	<10	1	BIAS 3	217.39	3281.30
Vru 1	-13.25	-5.69	1.86	<10	1	BIAS 4	216.81	3282.37
Vru 2	-13.20	-5.67	1.85	<10	1	BIAS 5	217.67	3282.94
Vru 3	-13.20	-5.67	1.85	<10	1	BIAS 6	217.67	3282.94
Vru 4	-13.21	-5.67	1.85	<10	1	BIAS 7	217.53	3282.84
Vru 5	-13.22	-5.68	1.86	<10	1	BIAS 8	217.24	3281.93
Vru 6	-13.23	-5.68	1.86	NA	NA	BIAS 9	217.10	3281.84
Vru 7	-13.23	-5.68	1.86	NA	NA	BIAS 10	217.10	3281.84
Vrl 0	-13.23	-5.68	1.86	<10	1	BIAS 11	217.10	3281.84
Vrl 1	-13.21	-5.68	1.85	<10	1	BIAS 12	217.53	3283.57
Vrl 2	-13.22	-5.67	1.85	<10	1	BIAS 13	217.39	3282.75
Vrl 3	-13.20	-5.67	1.86	<10	1	BIAS 14	217.53	3281.39
Vrl 4	-13.21	-5.68	1.86	<10	1	BIAS 15	217.39	3282.03
Vrl 5	-13.23	-5.69	1.86	<10	1	BIAS 16	217.10	3282.56
Vrl 6	-13.24	-5.68	1.86	NA	NA	BIAS 17	216.95	3281.74
Vrl 7	-13.22	-5.68	1.86	NA	NA	BIAS 18	217.24	3281.93
Vog 0	-1.75	1.24	4.24	<10	1	BIAS 19	546.91	1368.01
Vog 1	-1.75	1.24	4.24	<10	1	BIAS 20	546.91	1368.01
Vog 2	-1.75	1.24	4.24	<10	1	BIAS 21	546.91	1368.01
Vog 3	-1.75	1.24	4.24	<10	1	BIAS 22	546.91	1368.01
Vog 4	-1.75	1.24	4.24	<10	1	BIAS 23	546.91	1368.01
Vog 5	-1.75	1.24	4.24	<10	1	BIAS 24	546.91	1368.01
Vog 6	-1.75	1.24	4.24	NA	NA	BIAS 25	546.91	1368.01
Vog 7	-1.75	1.24	4.24	NA	NA	BIAS 26	546.91	1368.01
Vdd 0	-21.99	-9.44	3.11	<10	20	BIAS 27	130.52	3280.09
Vdd 1	-21.99	-9.44	3.11	<10	20	BIAS 28	130.52	3280.09
Vdd 2	-21.95	-9.42	3.11	<10	20	BIAS 29	130.73	3279.44
Vdd 3	-22.00	-9.44	3.11	<10	20	BIAS 30	130.47	3280.03
Vdd 4	-21.99	-9.44	3.11	<10	20	BIAS 31	130.52	3280.09
Vdd 5	-21.99	-9.44	3.11	<10	20	BIAS 32	130.52	3280.09
Vdd 6	-21.94	-9.42	3.11	NA	NA	BIAS 33	130.78	3279.50
Vdd 7	-21.94	-9.42	3.11	NA	NA	BIAS 34	130.78	3279.50

## Notes and Observations

Checked for oscillations using a Agilent Oscilloscope on AC. OK

average min & max voltages  
(dac# -offset)/slope=voltage

## Stage 8B. Telemetry System Tests - Table 7 (Bias Telemetry Tests)


DAC Value	410	3686	Bias Signals		Resolved Values for	
	Telemetry Return Values		Set Volts		Telemetry Channel	
Signal	10%	90%	10%	90%	Slope	Offset
Vru 0	-1739	422	-13.21	1.86	143.3975	155.28
Vru 1	-1746	422	-13.25	1.86	143.4811	155.13
Vru 2	-1737	422	-13.20	1.85	143.4551	156.61
Vru 3	-1738	421	-13.20	1.85	143.4551	155.61
Vru 4	-1740	422	-13.21	1.85	143.5591	156.42
Vru 5	-1743	423	-13.22	1.86	143.6340	155.84
Vru 6	-1738	422	-13.23	1.86	143.1412	155.76
Vru 7	-1737	422	-13.23	1.86	143.0749	155.88
Vrl 0	-1734	422	-13.23	1.86	142.8761	156.25
Vrl 1	-1734	421	-13.21	1.85	143.0943	156.28
Vrl 2	-1733	421	-13.22	1.85	142.9330	156.57
Vrl 3	-1734	421	-13.20	1.86	143.0943	154.84
Vrl 4	-1735	421	-13.21	1.86	143.0657	154.90
Vrl 5	-1736	422	-13.23	1.86	143.0086	156.00
Vrl 6	-1738	422	-13.24	1.86	143.0464	155.93
Vrl 7	-1737	422	-13.22	1.86	143.1698	155.70
Vog 0	-362	867	-1.75	4.24	205.1753	-2.94
Vog 1	-362	867	-1.75	4.24	205.1753	-2.94
Vog 2	-362	867	-1.75	4.24	205.1753	-2.94
Vog 3	-362	867	-1.75	4.24	205.1753	-2.94
Vog 4	-362	867	-1.75	4.24	205.1753	-2.94
Vog 5	-362	867	-1.75	4.24	205.1753	-2.94
Vog 6	-362	867	-1.75	4.24	205.1753	-2.94
Vog 7	-362	867	-1.75	4.24	205.1753	-2.94
Vdd 0	-1720	574	-21.99	3.11	91.3944	289.76
Vdd 1	-1718	574	-21.99	3.11	91.3147	290.01
Vdd 2	-1715	573	-21.95	3.11	91.3009	289.05
Vdd 3	-1720	574	-22.00	3.11	91.3580	289.88
Vdd 4	-1721	574	-21.99	3.11	91.4343	289.64
Vdd 5	-1719	574	-21.99	3.11	91.3546	289.89
Vdd 6	-1714	574	-21.94	3.11	91.3373	289.94
Vdd 7	-1713	574	-21.94	3.11	91.2974	290.07

## AVERAGE

Vru	Slope	Mean	Offset
Mean	143.40	Mean	155.81
Stdev	0.1821469	Stdev	0.4746369
Vrl	Slope	Mean	Offset
Mean	143.04	Mean	155.81
Stdev	0.0884696	Stdev	0.593995
Vog	Slope	Mean	Offset
Mean	205.18	Mean	-2.94
Stdev	0	Stdev	0
Vdd	Slope	Mean	Offset
Mean	91.35	Mean	289.78
Stdev	0.044347	Stdev	0.3016897

Raw Telemetry Value


Vru 0-7



Bias Voltage

Raw Telemetry Value


Vrl 0-7



Bias Voltage

Raw Telemetry Value


Vog 0-7



Bias Voltage

Raw Telemetry Value

Vdd 0-7



Bias Voltage

## Stage 8C. Bias Voltage output enables testing - Table 8

Place a line through Bias Voltage name if enable/disable switch works

Vru-0	Vru-1	Vru-2	Vru-3	Vru-4	Vru-5
Vrl-0	Vrl-1	Vrl-2	Vrl-3	Vrl-4	Vrl-5
Vog-0	Vog-1	Vog-2	Vog-3	Vog-4	Vog-5
Vdd-0	Vdd-1	Vdd-2	Vdd-3	Vdd-4	Vdd-5

## Stage 9. Vsub and Heater Control testing - Table 9

DAC	Vsub Measured Voltage Test Data		
Value	10%	50%	90%
Signal	volts	volts	volts
Vsub - rate	-1.25	3.76	8.77

Vsub - Limit	-1.25	3.76	8.77
Vsub0	0.00	3.76	8.79
	Vsub Enable Bit - pass		
DAC	Telemetry Readback Test Data		
Value	10%	50%	90%
Signal	dec	dec	dec
Vbias 0	155.00	279.00	1084.00
Vbias 1	-21.00	696.00	1413.00
RTD1	219.00	NA	NA
RTD2	246.00	NA	NA
RTD3	273.00	NA	NA
RTD4	302.00	NA	NA
RTD5	326.00	NA	NA
RTD6	350.00	NA	NA
Reference 4096	837.00	NA	NA
Reference buffer	837.00	NA	NA

## Stage 10. Video Offset DAC Tests - Table 10.

ADC	DAC Value				DAC Value				DAC Value			
	DC Volts	RMS Noise	Rise Time	ADU	DC Volts	RMS Noise	Rise Time	ADU	DC Volts	RMS Noise	Rise Time	ADU
0	0.250	NA	NA	56276	1.250	NA	NA	120389	2.250	NA	400ms	184512
1	0.250	NA	NA	56437	1.250	NA	NA	120541	2.250	NA	400ms	184647
2	0.250	NA	NA	56386	1.250	NA	NA	120374	2.250	NA	400ms	184366
3	0.250	NA	NA	56432	1.250	NA	NA	120428	2.250	NA	400ms	184407
4	0.250	NA	NA	56419	1.250	NA	NA	120501	2.250	NA	400ms	184582
5	0.250	NA	NA	56420	1.250	NA	NA	120565	2.250	NA	400ms	184700
6	0.250	NA	NA	56392	1.250	NA	NA	120492	2.250	NA	400ms	184593
7	0.250	NA	NA	56502	1.250	NA	NA	120525	2.250	NA	400ms	184537
8	0.250	NA	NA	56306	1.250	NA	NA	120338	2.250	NA	400ms	184365
9	0.250	NA	NA	56438	1.250	NA	NA	120453	2.250	NA	400ms	184474
10	0.250	NA	NA	56282	1.250	NA	NA	120315	2.250	NA	400ms	184348
11	0.250	NA	NA	56452	1.250	NA	NA	120445	2.250	NA	400ms	184451

ADC	DC Volts		Data Set		
Channel	Slope	Offset	410	2048	3686
0	1638.000	0.500	0.250	1.250	2.250
1	1638.000	0.500	0.250	1.250	2.250
2	1638.000	0.500	0.250	1.250	2.250
3	1638.000	0.500	0.250	1.250	2.250
4	1638.000	0.500	0.250	1.250	2.250
5	1638.000	0.500	0.250	1.250	2.250
6	1638.000	0.500	0.250	1.250	2.250
7	1638.000	0.500	0.250	1.250	2.250
8	1638.000	0.500	0.250	1.250	2.250
9	1638.000	0.500	0.250	1.250	2.250
10	1638.000	0.500	0.250	1.250	2.250
11	1638.000	0.500	0.250	1.250	2.250

(dac# -offset)/slope=Voltage

ADC	ADU's		Data Set		
Channel	Slope	Offset	410	2048	3686
0	0.026	-1027.62	56276	120389	184512
1	0.026	-1032.06	56437	120541	184647
2	0.026	-1033.34	56386	120374	184366
3	0.026	-1034.66	56432	120428	184407
4	0.026	-1032.14	56419	120501	184582
5	0.026	-1030.89	56420	120565	184700
6	0.026	-1031.02	56392	120492	184593
7	0.026	-1035.75	56502	120525	184537
8	0.026	-1030.44	56306	120338	184365
9	0.026	-1034.03	56438	120453	184474
10	0.026	-1029.73	56282	120315	184348
11	0.026	-1034.77	56452	120445	184451

(dac# -offset)/slope=ADU

## Notes and Observations

Checked for oscillations using a Agilent Oscilloscope on AC. OK

## Stage 11. CDS Control Functions and Video Channel Performance

## TEST #1: ccdBrdTest\_Setup01.mod

This setup acquires data from the ADC channels while the CDS circuit is held static. The purpose of this test is to verify the correct operation of the ADC devices and measure the noise of the Offset voltage generators, ADC buffer amplifiers and ADC devices

Noise Test 1				
	Min Pix Value	Max Pix	Mean Pix	Std. Dev.
CH 0	104466	104488	104477	2.91468
CH 1	104391	104414	104402	2.85779
CH 2	104291	104312	104301	2.95331
CH 3	104330	104354	104343	3.03081
CH 4	104353	104374	104364	2.95475
CH 5	104282	104302	104292	2.88154
CH 6	104386	104408	104398	2.99488
CH 7	104373	104395	104384	3.18716
CH 8	104240	104262	104251	2.94137
CH 9	104482	104504	104494	3.03959
CH 10	104209	104233	104220	3.03895
CH 11	104382	104404	104393	2.99878

## TEST #2: ccdBrdTest\_Setup01.mod

This setup acquires data from the ADC channels while the CDS circuit performs a normal acquisition while the invert/non-invert and the DC Restore switches are held static.

Noise Test 2				
	Min Pix Value	Max Pix	Mean Pix	Std. Dev.
CH 0	99880	99908	99895.1	3.36059
CH 1	99981	100009	99993.5	3.41054
CH 2	99655	99680	99667.1	3.45287
CH 3	100060	100084	100071	3.36289
CH 4	99875	99902	99889.6	3.336
CH 5	100100	100122	100110	3.41267
CH 6	100177	100201	100189	3.31586
CH 7	99890	99914	99901.9	3.61384
CH 8	99654	99676	99664.7	3.35937
CH 9	100404	100428	100415	3.53419
CH 10	99581	99608	99595.3	3.47565
CH 11	100008	100032	100019	3.37119

## TEST #3: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition while the DC Restore switch is held static.

## Noise Test 3

	Min Pix Value	Max Pix	Mean Pix	Std. Dev.
CH 0	99876	99903	99888.5	3.49129
CH 1	99976	100002	99988.6	3.66518
CH 2	99645	99670	99658.6	3.52733
CH 3	100051	100077	100064	3.52319
CH 4	99880	99906	99894.2	3.58397
CH 5	100092	100116	100104	3.55515
CH 6	100173	100200	100186	3.59506
CH 7	99880	99904	99891.4	3.58632
CH 8	99629	99656	99640.9	3.52537
CH 9	100402	100432	100418	3.74455
CH 10	99586	99612	99599.3	3.56234
CH 11	100003	100029	100015	3.57418

## TEST #4: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition.

## Noise Test 4

	Min Pix Value	Max Pix	Mean Pix	Std. Dev.
CH 0	99877	99904	99889.7	3.59408
CH 1	99980	100003	99992	3.68259
CH 2	99648	99675	99659.6	3.60631
CH 3	100051	100076	100063	3.71354
CH 4	99913	99938	99926.1	3.46267
CH 5	100079	100107	100091	3.65393
CH 6	100178	100205	100192	3.54234
CH 7	99842	99870	99856.1	3.77077
CH 8	99665	99688	99676.8	3.54349
CH 9	100332	100359	100344	3.67332
CH 10	99605	99634	99618.9	3.67373
CH 11	99961	99988	99973.3	3.7468

## TEST #5: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the circuitry set to high GAIN.


## Noise Test 5

	Min Pix Value	Max Pix	Mean Pix	Std. Dev.
CH 0	99877	99904	99890	3.56568
CH 1	99979	100005	99992	3.72216
CH 2	99649	99673	99660.2	3.61931
CH 3	100050	100076	100063	3.74305
CH 4	99912	99939	99925.9	3.51928
CH 5	100078	100104	100091	3.68117
CH 6	100177	100205	100191	3.67762
CH 7	99842	99873	99856.2	3.77812
CH 8	99665	99689	99676.2	3.60712
CH 9	100332	100358	100344	3.69451
CH 10	99605	99633	99619.8	3.70549
CH 11	99960	99988	99973.7	3.72778

## TEST #6A: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.


BrdTst6_006 / Channel 0					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	52103	52126	52114.4	3.61074	10%
0x333	68098	68127	68111.6	3.69004	20%
0x4cc	84089	84116	84102.6	3.81086	30%
0x666	100126	100152	100140	3.65787	40%
0x800	116164	116191	116177	3.73378	50%
0x999	132162	132186	132175	3.6629	60%
0xb33	148202	148227	148214	3.6916	70%
0xccc	164193	164219	164207	3.66606	80%
0xe66	180229	180260	180244	3.76946	90%



## TEST #6B: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.


BrdTst6_006 / Channel 1					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	52108	52134	52122.8	3.71417	10%
0x333	68114	68142	68127.5	3.47384	20%
0x4cc	84116	84146	84129.8	3.55422	30%
0x666	100160	100186	100174	3.65705	40%
0x800	116208	116238	116222	3.71416	50%
0x999	132217	132243	132229	3.74934	60%
0xb33	148258	148289	148274	3.68647	70%
0xccc	164265	164293	164279	3.60944	80%
0xe66	180310	180335	180323	3.64229	90%



## TEST #6C: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.


BrdTst6_006 / Channel 2					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	51879	51904	51890.6	3.58806	10%
0x333	67864	67890	67876.4	3.46881	20%
0x4cc	83848	83873	83860.4	3.49165	30%
0x666	99874	99898	99886.2	3.54285	40%
0x800	115897	115925	115911	3.70082	50%
0x999	131887	131912	131900	3.65916	60%
0xb33	147913	147941	147926	3.66287	70%
0xccc	163898	163930	163911	3.6389	80%
0xe66	179922	179952	179937	3.56653	90%



## TEST #6D: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.


BrdTst6_006 / Channel 3					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	52254	52280	52266	3.64272	10%
0x333	68230	68257	68244.2	3.642	20%
0x4cc	84208	84236	84222	3.65817	30%
0x666	100226	100252	100239	3.65599	40%
0x800	116241	116270	116255	3.58823	50%
0x999	132219	132246	132233	3.69402	60%
0xb33	148238	148264	148251	3.64934	70%
0xccc	164218	164248	164233	3.68169	80%
0xe66	180236	180264	180251	3.65703	90%



## TEST #6E: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.


BrdTst6_006 / Channel 4					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	52130	52159	52143.5	3.71637	10%
0x333	68125	68150	68137	3.59943	20%
0x4cc	84116	84140	84127.8	3.55186	30%
0x666	100146	100172	100159	3.69764	40%
0x800	116175	116200	116186	3.7197	50%
0x999	132163	132191	132177	3.66007	60%
0xb33	148200	148226	148212	3.63837	70%
0xc00	164191	164217	164204	3.65265	80%
0xe66	180224	180250	180237	3.58716	90%



## TEST #6F: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.


BrdTst6_006 / Channel 5					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	52224	52254	52240	3.61655	10%
0x333	68230	68256	68243	3.62259	20%
0x4cc	84229	84257	84242.8	3.5676	30%
0x666	100274	100300	100286	3.67672	40%
0x800	116309	116340	116324	3.58067	50%
0x999	132315	132340	132327	3.55124	60%
0xb33	148359	148386	148371	3.52337	70%
0xc00	164361	164388	164374	3.6267	80%
0xe66	180403	180429	180417	3.70968	90%



## TEST #6G: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.


BrdTst6_006 / Channel 6					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	52310	52336	52322.9	3.78991	10%
0x333	68313	68339	68325.8	3.66682	20%
0x4cc	84312	84340	84325.8	3.74365	30%
0x666	100355	100382	100370	3.7095	40%
0x800	116395	116421	116408	3.66412	50%
0x999	132400	132424	132412	3.77529	60%
0xb33	148443	148469	148457	3.67238	70%
0xc00	164446	164472	164458	3.79798	80%
0xe66	180487	180514	180501	3.69659	90%



## TEST #6H: ccdBrdTest\_Setup01.mod

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.


BrdTst6_006 / Channel 7					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	51949	51980	51965	3.93593	10%
0x333	67964	67993	67979	3.91509	20%
0x4cc	83979	84008	83993.5	3.86054	30%
0x666	100034	100062	100048	3.91451	40%
0x800	116085	116114	116099	3.80584	50%
0x999	132099	132128	132115	3.97252	60%
0xb33	148155	148184	148170	3.87181	70%
0xc00	164174	164205	164188	3.92751	80%
0xe66	180230	180259	180243	3.91301	90%



**TEST #6I: ccdBrdTest\_Setup01.mod**


This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.

BrdTst6_006 / Channel 8					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	51800	51826	51813.5	3.61529	10%
0x333	67812	67838	67824.9	3.58986	20%
0x4cc	83820	83845	83832.3	3.63547	30%
0x666	99870	99898	99881.6	3.68021	40%
0x800	115920	115944	115932	3.59679	50%
0x999	131930	131955	131943	3.55279	60%
0xb33	147981	148007	147993	3.57434	70%
0xccc	163991	164017	164005	3.60104	80%
0xe66	180041	180066	180055	3.67457	90%

**TEST #6J: ccdBrdTest\_Setup01.mod**


This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.

BrdTst6_006 / Channel 9					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	52558	52584	52569.6	3.79819	10%
0x333	68536	68562	68549	3.83436	20%
0x4cc	84515	84542	84527.8	3.62318	30%
0x666	100536	100562	100549	3.64615	40%
0x800	116556	116580	116569	3.59609	50%
0x999	132538	132563	132551	3.58719	60%
0xb33	148558	148585	148571	3.68767	70%
0xccc	164538	164566	164553	3.67802	80%
0xe66	180557	180583	180570	3.78375	90%

**TEST #6K: ccdBrdTest\_Setup01.mod**


This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.

BrdTst6_006 / Channel 10					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	51773	51799	51784.6	3.81168	10%
0x333	67778	67806	67792.6	3.58315	20%
0x4cc	83792	83818	83804.2	3.75443	30%
0x666	99838	99865	99852.8	3.75788	40%
0x800	115888	115916	115902	3.80878	50%
0x999	131897	131924	131912	3.73461	60%
0xb33	147947	147975	147962	3.76069	70%
0xccc	163962	163989	163975	3.81267	80%
0xe66	180008	180036	180023	3.64137	90%

**TEST #6L: ccdBrdTest\_Setup01.mod**

This setup aquires data from the ADC channels while the CDS circuit performs a normal acquisition with the ADC Offset Voltage stepped from 10% to 90%.

BrdTst6_006 / Channel 11					
OFFSET DAC VALUE	Min Pix Value	Max Pix Value	Mean Pix Value	Std. Dev.	Remarks
0x19a	52180	52208	52194.1	3.75385	10%
0x333	68168	68196	68182	4.00898	20%
0x4cc	84155	84181	84167.7	3.9322	30%
0x666	100184	100210	100197	3.82851	40%
0x800	116207	116236	116223	3.8557	50%
0x999	132197	132225	132210	3.91101	60%
0xb33	148227	148252	148239	3.81899	70%
0xccc	164212	164242	164228	3.64753	80%
0xe66	180243	180269	180256	3.78446	90%

**Stage 13. Other Bit Tests. Table 11**

Electronic Serial Number	0xDB9133	Board Serial Number	3
Firmware Version	0x191	Name Of Person Testing	S. Holm
Ident Register	0x502	Board passed Functional Tests	YES