



EDMS REF: 337903		VERSION: 1	PCB: EP 680-1169-300	SYSTEM: CADENCE 14.2
DRAWING		TITLE: HOLA LDC	LINK FOR ALIAS	
CERN		ABBREV: HOLA LDC	PAGE: 2/13	
		LAST_MODIFIED=Thu Feb 6 18:54:02 2003		
		DESIGN: A. RUIZ	ETUDE:	DATE: 6-03-02

TWO 100 NF IN PARALLEL FOR EACH OF PIN 83, 85, 86, 100 OF ALTERA





EDMS REF: 337903 VERSION: 1 PCB: EP 680-I169-300 SYSTEM: CADENCE 14.2


REF: _DRAWING_ TITLE: HOLALDC LINK FOR ATLAS

ABBREV: HOLALDC PAGE: 3/13


LAST_MODIFIED=Thu Feb 6 18:54:05 2003

DESSIN: A. RUIZ ETUDE: DATE: 6-03-02

CERN
DIV. EP-ATE
1211 GENEVA 23
SWITZERLAND



EDMS REF: 337903	VERSION: 1	PCB: EP 680-1169-300	SYSTEM: CADENCE 14.2
REF: _DRAWING_	TITLE: HOLALDC	LINK FOR ATLAS	
	ABBREV: HOLALDC	PAGE: 5/13	
	DIV. EP-ATE	LAST_MODIFIED=Thu Feb 6 18:54:05 2003	
	1211 GENEVA 23	DESSIN: A. RUIZ	ETUDE: DATE: 6-03-02
	SWITZERLAND		




LDC_CLK IN
 XCLK1 IN
 LD0MN IN
 LD0LN IN
 LD0RN IN
 LD0RN IN
 LD0RN IN
 LD0RN IN
 LD0RN IN
 LD0RN IN
 LD0RN IN


IC2
 EP20K10E144

18 MSEL0
 19 MSEL1
 20 NSTATUS
 21 NCONFIG
 22 DCLK
 23 CONF_DONE
 24 INIT_DONE
 25 LDERR_N
 26 CE
 27 CE_IN
 28 CLD<1>
 29 CLD<2>
 30 CLD<3>
 31 CLD<4>
 32 CLD<5>
 33 CLD<6>
 34 CLD<7>
 35 CLD<8>
 36 CLD<9>
 37 CLD<10>
 38 CLD<11>
 39 CLD<12>
 40 CLD<13>
 41 CLD<14>
 42 CLD<15>
 43 CLD<16>
 44 CLD<17>
 45 CLD<18>
 46 CLD<19>
 47 CLD<20>
 48 CLD<21>
 49 CLD<22>
 50 CLD<23>
 51 CLD<24>
 52 CLD<25>
 53 CLD<26>
 54 CLD<27>
 55 CLD<28>
 56 CLD<29>
 57 CLD<30>
 58 CLD<31>
 59 CLD<32>
 60 CLD<33>
 61 CLD<34>
 62 CLD<35>
 63 CLD<36>
 64 CLD<37>
 65 CLD<38>
 66 CLD<39>
 67 CLD<40>
 68 CLD<41>
 69 CLD<42>
 70 CLD<43>
 71 CLD<44>
 72 CLD<45>
 73 CLD<46>
 74 CLD<47>
 75 CLD<48>
 76 CLD<49>
 77 CLD<50>
 78 CLD<51>
 79 CLD<52>
 80 CLD<53>
 81 CLD<54>
 82 CLD<55>
 83 CLD<56>
 84 CLD<57>
 85 CLD<58>
 86 CLD<59>
 87 CLD<60>
 88 CLD<61>
 89 CLD<62>
 90 CLD<63>
 91 CLD<64>
 92 CLD<65>
 93 CLD<66>
 94 CLD<67>
 95 CLD<68>
 96 CLD<69>
 97 CLD<70>
 98 CLD<71>
 99 CLD<72>
 100 CLD<73>
 101 CLD<74>
 102 CLD<75>
 103 CLD<76>
 104 CLD<77>
 105 CLD<78>
 106 CLD<79>
 107 CLD<80>
 108 CLD<81>
 109 CLD<82>
 110 CLD<83>
 111 CLD<84>
 112 CLD<85>
 113 CLD<86>
 114 CLD<87>
 115 CLD<88>
 116 CLD<89>
 117 CLD<90>
 118 CLD<91>
 119 CLD<92>
 120 CLD<93>
 121 CLD<94>
 122 CLD<95>
 123 CLD<96>
 124 CLD<97>
 125 CLD<98>
 126 CLD<99>
 127 CLD<100>
 128 TX_EN
 129 TX_ER
 130 LOCK
 131 RESET_N
 132 FAST1
 133 FAST2
 134 FAST3
 135 FAST4
 136 TX_CLK
 137 RX_CLK
 138 XCLK1
 139 CLK4P
 140 LOCK2
 141 LOCK4
 142 CLD<101>
 143 CLD<102>
 144 CLD<103>
 145 CLD<104>
 146 CLD<105>
 147 CLD<106>
 148 CLD<107>
 149 CLD<108>
 150 CLD<109>
 151 CLD<110>
 152 CLD<111>
 153 CLD<112>
 154 CLD<113>
 155 CLD<114>
 156 CLD<115>
 157 CLD<116>
 158 CLD<117>
 159 CLD<118>
 160 CLD<119>
 161 CLD<120>
 162 CLD<121>
 163 CLD<122>
 164 CLD<123>
 165 CLD<124>
 166 CLD<125>
 167 CLD<126>
 168 CLD<127>
 169 CLD<128>
 170 CLD<129>
 171 CLD<130>
 172 CLD<131>
 173 CLD<132>
 174 CLD<133>
 175 CLD<134>
 176 CLD<135>
 177 CLD<136>
 178 CLD<137>
 179 CLD<138>
 180 CLD<139>
 181 CLD<140>
 182 CLD<141>
 183 CLD<142>
 184 CLD<143>
 185 CLD<144>
 186 CLD<145>
 187 CLD<146>
 188 CLD<147>
 189 CLD<148>
 190 CLD<149>
 191 CLD<150>
 192 CLD<151>
 193 CLD<152>
 194 CLD<153>
 195 CLD<154>
 196 CLD<155>
 197 CLD<156>
 198 CLD<157>
 199 CLD<158>
 200 CLD<159>
 201 CLD<160>
 202 CLD<161>
 203 CLD<162>
 204 CLD<163>
 205 CLD<164>
 206 CLD<165>
 207 CLD<166>
 208 CLD<167>
 209 CLD<168>
 210 CLD<169>
 211 CLD<170>
 212 CLD<171>
 213 CLD<172>
 214 CLD<173>
 215 CLD<174>
 216 CLD<175>
 217 CLD<176>
 218 CLD<177>
 219 CLD<178>
 220 CLD<179>
 221 CLD<180>
 222 CLD<181>
 223 CLD<182>
 224 CLD<183>
 225 CLD<184>
 226 CLD<185>
 227 CLD<186>
 228 CLD<187>
 229 CLD<188>
 230 CLD<189>
 231 CLD<190>
 232 CLD<191>
 233 CLD<192>
 234 CLD<193>
 235 CLD<194>
 236 CLD<195>
 237 CLD<196>
 238 CLD<197>
 239 CLD<198>
 240 CLD<199>
 241 CLD<200>
 242 CLD<201>
 243 CLD<202>
 244 CLD<203>
 245 CLD<204>
 246 CLD<205>
 247 CLD<206>
 248 CLD<207>
 249 CLD<208>
 250 CLD<209>
 251 CLD<210>
 252 CLD<211>
 253 CLD<212>
 254 CLD<213>
 255 CLD<214>
 256 CLD<215>
 257 CLD<216>
 258 CLD<217>
 259 CLD<218>
 260 CLD<219>
 261 CLD<220>
 262 CLD<221>
 263 CLD<222>
 264 CLD<223>
 265 CLD<224>
 266 CLD<225>
 267 CLD<226>
 268 CLD<227>
 269 CLD<228>
 270 CLD<229>
 271 CLD<230>
 272 CLD<231>
 273 CLD<232>
 274 CLD<233>
 275 CLD<234>
 276 CLD<235>
 277 CLD<236>
 278 CLD<237>
 279 CLD<238>
 280 CLD<239>
 281 CLD<240>
 282 CLD<241>
 283 CLD<242>
 284 CLD<243>
 285 CLD<244>
 286 CLD<245>
 287 CLD<246>
 288 CLD<247>
 289 CLD<248>
 290 CLD<249>
 291 CLD<250>
 292 CLD<251>
 293 CLD<252>
 294 CLD<253>
 295 CLD<254>
 296 CLD<255>
 297 CLD<256>
 298 CLD<257>
 299 CLD<258>
 300 CLD<259>
 301 CLD<260>
 302 CLD<261>
 303 CLD<262>
 304 CLD<263>
 305 CLD<264>
 306 CLD<265>
 307 CLD<266>
 308 CLD<267>
 309 CLD<268>
 310 CLD<269>
 311 CLD<270>
 312 CLD<271>
 313 CLD<272>
 314 CLD<273>
 315 CLD<274>
 316 CLD<275>
 317 CLD<276>
 318 CLD<277>
 319 CLD<278>
 320 CLD<279>
 321 CLD<280>
 322 CLD<281>
 323 CLD<282>
 324 CLD<283>
 325 CLD<284>
 326 CLD<285>
 327 CLD<286>
 328 CLD<287>
 329 CLD<288>
 330 CLD<289>
 331 CLD<290>
 332 CLD<291>
 333 CLD<292>
 334 CLD<293>
 335 CLD<294>
 336 CLD<295>
 337 CLD<296>
 338 CLD<297>
 339 CLD<298>
 340 CLD<299>
 341 CLD<300>


8 DECOUPLING CAPACITORS
 FOR EP20K10B CORE SUPPLY
 PLACE ONE CAPACITOR PER
 VCCINT PIN




8 DECOUPLING CAPACITORS
 FOR EP20K10B CORE SUPPLY
 PLACE ONE CAPACITOR PER
 VCCIO PIN




2 DECOUPLING CAPACITORS
 FOR EP20K10B VCC10B SUPPLY
 PLACE ONE CAPACITOR PER
 VCC10B PIN



TWO 100 NF IN PARALLEL FOR EACH OF PIN 83, 85, 100 OF ALTERA





EDMS REF: 337903 VERSION: 1 PCB: EP 680-1169-300 SYSTEM: CADENCE 14.2


REF: _DRAWING_ TITLE: HOLALDC LINK FOR ATLAS

ABBREV: HOLALDC PAGE: 7/13


DIV. EP-ATE LAST_MODIFIED=Thu Feb 6 18:54:05 2003


1211 GENEVA 23 DESSIN: A. RUIZ ETUDE: DATE: 6-03-02

SWITZERLAND



TWO 100 NF IN PARALLEL FOR EACH OF PIN 83, 85, 100 OF ALTERA





EDMS REF: 337903	VERSION: 1	PCB: EP 680-I169-300	SYSTEM: CADENCE 14.2
REF: _DRAWING_		TITLE: HOLA DC	LINK FOR ATLAS
		ABBREV: HOLA DC	PAGE: 9/13
		LAST_MODIFIED: Thu Feb 6 18:54:05 2003	
		DESSIN: A. RUIZ	ETUDE:
			DATE: 6-03-02



DIV. EP-ATE
1211 GENEVA 23
SWITZERLAND

OPT4
V23818-S5N1
HOLE TYPE 2
pads and via
are chassis
ground

HOLE TYPE 3
thru holes
plating
optional

100 OHM *DIFFERENTIAL* IMPEDANCE
Z0 ABOUT 53 OHM (ZDIF = 2*Z0(1-K))

100 OHM *DIFFERENTIAL* IMPEDANCE
Z0 ABOUT 53 OHM (ZDIF = 2*Z0(1-K))

50 MOHM DC RESISTANCE
500 OHMS AT 100 MHZ

IC3
TLK2501

TYCO
1367073-1
SFP CONNECTOR
MOD_DEF2
MOD_DEF1
MOD_DEF0



USE SFP PLUG-IN
MODULE INFINEON
V23818-N305-B57
JOPT4

{GND: B3, B15, B17, A18, B22, A24, B28, A30, B34, A35, A37, B38, A42, B46, A48, A56, B57, A63, B64, B67, A69, A72, B73, B76, A78, A81, B82, B85, A87, A90, B91, A93, B94, B97, B51, A50, A51 }
 {VCCB: A61, B61, A62, B62 }
 {PSV3: A21, B25, A27, B31, A33, B36, B40, A45, B49, A53, B56, B60, A65, B71, B75, A84, B88 }
 J4


EDGE		CON94AB PCI-2.2 CART	
	3V3		
A063	B68	TRST	A1
A062	A63	TRCK	B2
A061	B59	TRM	A3
A060	A70	TDO	B4
A059	B71	TDI	A4
A058	B27		
A056	A73	INTA	A6
A055	B74	INTB	B7
A054	A74	INTC	A7
A053	B75	INTD	B8
A052	B76		
A051	A77		
A050	B78	PARNT1	B9
A049	A79	PARNT2	B11
A048	B48		
A047	B60	RST	A15
A046	A80	CLK	A17
A045	B82	GNT_CLK	B17
A044	A83	GNT	A18
A043	B83	REQ	B18
A042	A83		
A041	B84		
A040	A85	C/BE7	A64
A039	B85	C/BE6	B65
A038	A86	C/BE5	A66
A037	B87	C/BE4	B66
A036	A88	C/BE3	A67
A035	B89	C/BE2	B67
A034	A89	C/BE1	A68
A033	B90	C/BE0	B68
A032	A91		
A031	B91	IDSEL	A26
A030	A92	FRAME	A34
A029	B92	TRDY	B35
A028	A92	TRDY	A36
A027	B93	DEVSEL	B37
A026	A93	STOP	A39
A025	B94	LOCK	B39
A024	A94	LOCK	A40
A023	B94	PERR	B40
A022	A94	PERR	A41
A021	B95	3.3V/5V	A19
A020	A95	SERR	B42
A019	B95	PAR	A43
A018	A96	ACK64	B44
A017	B96	ACK64	A44
A016	A97	REQ64	B45
A015	B97	REQ64	A45
A014	A98	M66ENA	B49
A013	B98		
A012	A99	+1.2V	A2
A011	B99	-1.2V	B1
A010	A99	RESERVED11	A9
A009	B99	RESERVED10	B10
A008	A99	RESERVED9	A11
A007	B99	RESERVED8	B14
A006	A99	RESERVED7	A40
A005	B99	RESERVED6	A41
A004	A99	RESERVED5	B82
A003	B99	RESERVED4	A82
A002	A99	RESERVED3	B93
A001	B99	RESERVED2	A94
A000	A99	RESERVED1	B94



15 W MAXIMUM POWER DISSIPATION
(ONLY 3V3 SUPPLY USED)



DECOUPLING CAPACITOR REQUIRED
(SECTION 7.8 PCI 2.1 & PCI 2.2)
LOCATE WITHIN 0.25 INCH FROM EDGE CONTACT



DECOUPLING OF 5V NEAR PCI CONNECTOR
(NO 5V POWER PLANE)


USE CARD IN 3V3 PCI SLOTS ONLY

ROUTING CONSTRAINTS
32-BIT PCI SIGNAL TRACE LENGTH < 1500MIL
PCI CLK SIGNAL TRACE LENGTH < 2000MIL
PCI CLK TRACE LENGTH = 2500MIL (+/-100MIL)

EDMS REF: 337903	VERSION: 1	PCB: EP 680-1169-300	SYSTEM: CADENCE 14.2
REF: _DRAWING_	TITLE: PCI_IF		
	PCI EDGE CONNECTOR		
	ABBREV: PCI_IF		
	PAGE: 10/13		
	LAST_MODIFIED=Thu Feb 6 18:53:30 2003		
	DESSIN: W. IMANSKI		
	ETUDE: DATE: 23/11/02		




DIV. EP-ATE
1211 GENEVA 23
SWITZERLAND




EDMS REF: 337903	VERSION: 1	PCB: EP 680-1169-300	SYSTEM: CADENCE 14.2
REF: _DRAWING_	TITLE: PCI-IF		
DIV. EP-ATE		ABBREV: PCI-IF	
1211 GENEVA 23		LAST_MODIFIED: Thu Feb 6 18:53:40 2003	
SWITZERLAND		DESSIN: M. IWANSKI	
		ETUDE: DATE: 28/11/02	





PLL POWER SUPPLY DECOUPLING




PLACE CERAMIC CAPACITORS CLOSE TO VCC_CLK PINS (ONE CAPACITOR PER PIN)

PLACE CERAMIC CAPACITORS CLOSE TO VCC_OUT PINS (ONE CAPACITOR PER PIN)


TI SERDES SUPPLY 2.5V

1.5A ULTRA-LOW DROPOUT REGULATOR THE FOLLOWING VOLTAGE REGULATORS CAN BE USED: MIC39151, LP3962/3965, LT1963A




ALTERA CORE SUPPLY 1.8V


3A ULTRA-LOW DROPOUT REGULATOR THE FOLLOWING VOLTAGE REGULATORS CAN BE USED: MIC29301/29302, LP3963/3966, LT1764A





PCI EDGE CONNECTOR DECOUPLING



EP20K400C VCCIO SUPPLY DECOUPLING



EP20K400C VCCINT SUPPLY DECOUPLING



EDMS REF: 337903	VERSION: 1	PCB: EP 680-1169-300	SYSTEM: CADENCE 14.2
REF:	TITLE: PCI_IF DECOUPLING CAPACITORS		
	ABBREV: PCI_IF PAGE: 13/13		
	DRAWING_LAST_MODIFIED: Thu Feb 6 18:53:44 2003		
	DESSIN: W. IMANSKI ETUDE: DATE: 23/11/02		



DIV. EP-ATE
1211 GENEVA 23
SWITZERLAND