MONSOON – Torrent

Firmware User Guide For firmware version 2.22

Document revision 2.0

Document number TRNT-AD-08-0010

Prepared by Peter Moore, 28th June 2012.

Email pmoore@noao.edu with comments or suggestions.

General discussion

The firmware component of Torrent Detector Head Electronics (DHE) resides wholly within a Xilinx Virtex-5 FPGA device (LCB:U27) mounted on the Local Control Board (LCB). The firmware (and hence the Virtex-5 device) controls all functionality of the Torrent DHE. This includes control tasks such as system clock generation, communications, command decoding, power supply control, detector clock sequencing, detector bias and clock voltage setting, etc.

To accomplish the control tasks the firmware relies on values that are written to specific memory locations defined within the firmware. Writing to and reading from the DHE memory locations is through one or various available DHE communications channels using a protocol described in the MONSOON Interface Control Document 6.1 section 5.

The protocol allows a Pixel Acquisition Node (PAN) computer to synchronize communications to a DHE, write and read 32-bit words to designated locations in the firmware of the DHE, and start an exposure sequence.

The defined memory locations in the firmware are called 'Attributes' and described in the firmware source documents as formatted comments. The value of these attribute are therefore the principle method used to control the firmware function and the hardware of the Torrent DHE.

Architecture

Most of the source documentation for the firmware is written in vhdl code. The top, System level and each intermediate modules are described as schematics to better document the module dependence. There are six main modules and one bus stub associated with the firmware for Torrent. The modules are inter-connected by an internal time multiplexed bidirectional bus. The bus system is adopted from the SOC industry Wishbone standard. There are seven slave devices and two master devices on the bus. Each module is self contained and designed to control a specific area of the Torrent DHE.

The modules are:

Clock Services (CLK_Services) – Controls the configuration process of the clock generator device and responsible for clock switching and multi-DHE synchronization logic.

Local Control Board control (LCB_Control) – which carries responsibility for communications and PAN command parsing. This is a Wishbone bus master.

Power Supply Services module (PSM_Services) – This firmware controls the synchronization, sequencing, safeguarding, and the adjustment and servo functions of the power supply hardware.

Configuration Services (CFG_Services) – has responsibility for identifying the hardware modules, reading and writing to the board calibration eeproms, shutter control, and provides the programmable sequencer for detector readout. This module is a Wishbone bus master.

Analog Front End Control (AFE_Control) – directly controls the analog board hardware and acquires digital pixel data. Controls the setting of bias and clock voltages and the state of the clock and cds circuits.

Pixel Services module (PIX_Services) – provides formatting and local image buffering services for the detector pixel data stream.

Bus stub terminator module (Dummy_Module) – This module acts as a place holder for two unused bus addressing assignments (Slave 5 and 6). The spare assignments may be used in a future firmware releases to supply additional functionality to the Torrent DHE.

The bus architecture looks like this:




Figure 1 - Wishbone bus structure

The bus runs synchronously at a clock rate of 53.125MHz. This clock rate is also used extensively in the communication and control logic of the firmware. This clock is called SysClk and is generated by dividing the LCB master clock source (LCB:Y1) by a factor of 2. This clock is also fed to the clock generator device (LCB:U28) to generate other clocks at frequencies required by the acquisition, AFE interface, and SFP fiber interface.

Each module contains a vhdl source code block called [module_name]_RegisterControl. This block interfaces the module to the Wishbone bus and provides address decode and bus transaction processing allowing the module internal registers to be written to or read from by one of the bus masters. It is these registers that receive attribute values that are used to control the functions of the DHE. The two bus masters have the ability to write and read every attribute location available in the firmware design.

The Wishbone bus standard has been modified in this design to allow slow status information to be collected and disseminated when the bus is not involved in an actual read or write transaction. The status information is collected, mapped, and then distributed by the bus system interconnect logic – SYS_Interconnect – as a common 32-bit word to all modules. The individual module output status and the system status may be monitored by reading attributes in each module. The decoding of the individual bits can be found in an annex of this document. The system status allows each module to be aware of configuration and state of other modules in the firmware.

FPGA Configuration

The Virtex-5 device requires a configuration data stream at power on to establish functionality. This boot process takes approximately 50ms and is controlled directly by a boot loader built into the FPGA. The data stream comes from a Xilinx specific eeprom store (LCB:U43) that is pre-programmed with the image of the configuration data stream. The eeprom store contains two complete images that can be loaded independently according to the electrical state of the LCB:AFE_SCL_SRC signal. Currently we program the two images identically.

The future concept is to use the lower image (LCB:AFE_SCL_SRC=low) to configure the FPGA for use with the infrared acquisition cards. The LCB:AFE_SCL_SRC signal will be strapped low by a resistor on the appropriate AFE circuit board to automatically select the correct configuration. The eeprom store (and the FPGA itself) may be programmed using the JTAG interface available on LCB:J3.

Diagnostics

Select signals internal to the FPGA can be monitored to diagnose problems and to provide synchronization triggers. The diagnostic signals are available on LCB:J4 as an 8-bit wide debug word. Control over which signals are present on the debug port is by programming the **DbgSigSlct** attribute to an appropriate value. The firmware signals available on this port are detailed in a separate annex to this document.

An independent trigger can be programmed to appear on the LCB:TSM_PRESENT hardware signal available on LCB:J13. This synchronization trigger is controlled by the **DbgTrigSlct** attribute value.

Additional diagnostic information is available from the two LED mounted on the LCB:SYNC_IN and LCB:SYNC_OUT J45 connectors. These indicators will briefly flash should the selected signal to monitor is set true. The selection of the signal to monitor is by programming a appropriate values into the Led1_SIct and Led2_SIct attributes.

Firmware versions

Each firmware module has it's own revision level which is available for inspection by reading the appropriate attribute value. At the system level of the firmware source code, a generic system firmware version value is also specified. This system firmware version value can also be read from an attribute location. This revision level information is sufficient to uniquely identify the source code modules that were used to synthesize and build the boot loader code resident in the eeprom store (LCB:U43). The system firmware version value is used by PAN software (collect) to identify the firmware code version loaded to the LCB to enable it to build a valid configuration file for the system.

There is also a date code that is embedded into the eeprom code store at the time of the firmware build. Use a JTAG tool (e.g. Xilinx Impact tool) to connect to the JTAG connector LCB:J3. Use the 'Get device signature/usercode' command to read back the FPGA static code identity. The usercode is written as a reverse 6-digit hex date plus a two digit build code e.g. a usecode value of 12062501 means the code was built on the 25th June 2012 and is the first build attempt of that day.

If that is not enough; The checksum values for the eeprom store image and the FPGA are available after build and by reading them from the devices on the JTAG chain. This information can be used to verify that the correct code is loaded to the LCB.

There are three sub levels of the firmware revision value that are used in the basic strategy in generating appropriate firmware revision numbers.

The major level version codes are used to describe the application code purpose (e.g. 1.xx indicates development code, 2.xx are CCD production code versions, 3.xx is IR camera production code, etc.). The range

of major revision levels is 0 to 99 so if you are independently generating code for the LCB please use a different major level code to identify your product and notify us at NOAO so that we can reserve that code level for you.

Semi-major code values (i.e. the first decimal, x.1x) generally change when a functional change is incorporated that require the system tools software (assimilate) to be used to extract new attribute values. This is generally because new functionality has been incorporated into the code (e.g. incorporation of a new image buffer scheme, etc.).

Minor revision levels (i.e. last digit, x.x1) are for bug fixes and/or enhancements without affecting functionality.

Developing firmware

The basic framework for development of the Torrent firmware product is the Xilinx ISE WebPACK software. This is a free of charge product that includes a project editor, a synthesizer, map and place processors, and eeprom and JTAG loader generators. It is sufficiently complete to do end to end development. The WebPACK software version used to generate Torrent firmware is version 10.1.03. The free package was chosen to allow 3rd parties to access and generate the same code products using the open source license agreement. There are other synthesizers and indeed Xilinx products that would generate more optimum loader code but would require licensing individual agreements.

All source code files are commented – some more than others – in an attempt to identify the processes and dependencies. The top level of each module is a schematic that identifies the major functional blocks and interconnects them. Some top layer schematics have additional layers of schematic capture depending on the complexity. Using the Xilinx tools, all levels of the hierarchy can be pushed down into.

Some code that is used frequently (i.e. Wishbone bus slave logic) is kept in a common area. Otherwise each new version of a code module requires a new directory to be created for it. A new or modified code module that is required to be merged into the project requires that a new system level firmware version be created. This is easily done in the Xilinx WebPACK suite by using the "Save Project As .." command in the file menu and changing the system project name to match the new version number. Once this is done, remove the existing module that is to be replaced (if required) and use the "Add Source .." command from the source window context menu to include the new code module directory contents. Each new system firmware version requires a new WishboneInterconnect (Intercon) source to be included with the updated system version number.

The source code directory tree used to generate the firmware is:

[ROOT] / Xilinx /SystemBuilds/ / ModuleBuilds	TorrentFpga_Ver222 /AFE_Control_Ver221 /CFG_Services_Ver220 /CLK_Services_Ver221 /DummyModule_V220 /LCB_Control_Ver222 /PIX_Services_Ver221
/ Templates	/PSM_Services_Ver221 /CommsDemuxPixBuffr_V106 /PixDataMuxFifo_V103 /SerialFPDPV5V5b /SeqPatMemCore /SeqProgMemCore /SyncPortFifo_V100 /Uart_8 /UartFifo /WishBoneIntercon_Ver222 /WishBoneMasterInterfaceV106 /WishBoneSlaveInterface_Ver207
/TestBenches	/

The [ROOT] directory for the NOAO code is "C:/Monsoon/Torrent". A complete firmware source code package is available by contacting the author.

Building the code results in about 1200 warning messages, mainly from synthesis that result from (mainly) unused resources that are removed automatically from the design. Don't worry about these – they are normal.

There are three main clock domains internal to the FPGA. The SysClk which is used for all communication logic, Wishbone bus transactions, power supply control, and the sequencer. SysClk runs at 53.125MHz. Acquisition processes are synchronized to the AFE interface and run on D_Clk which is a 79.6875 MHz clock sourced from the clock generator device. Two port memory buffer processes in the PIX_Services module operate at 159.375 MHz. All clocks are synchronous.

A system level constraints file is used to control the firmware build process. This file is kept in system source directory. The constraints file contains the FPGA ball designations for it's connection to the external hardware, timing and critical placement directives. Experiment with care.

System Level Attributes

These few attributes operate on the system as a whole i.e. they perform their function on all installed firmware modules simultaneously.

The **SysCodeld** attribute is used to identify the overall (system) firmware revision level.

To access these attributes the read or write request must force all eight Board Select Bits to 1 and set the correct Board Register Address (0xFFFF for **SysCodeld** and **SysRebootCmd**, 0xFFFE for **SysResetCmd**). See the ICD document <u>MNSN-AD-01-0005_ICD_6.1_v1.1</u> for an explanation of the write or read command format.

Attribute name	SysCodeld	array size 1	
Function	Returns the system level firmware revision code		
Firmware module	SYS	version 2.22	
Description	Returns the top level (system level) build version as a decimal value with two decimal points. Major level version codes are used to describe application levels (e.g. 1.xx indicates development code, 2.xx are CCD production code versions, 3.xx is IR camera production code, etc.). Semi-major code changes (i.e. the first decimal) generally incorporate functional changes that require software to be used to extract new attribute values and/or incorporate new functionality (e.g. incorporation of a new image buffer scheme, etc.). Minor revision levels are for bug fixes and/or enhancements without affecting functionality.		
Usage Read only.			
Address OxFFFF			
Calibration Units	Version Slope 100.0	Offset 0.0	
Limits Maximum 6	55.35 Minimum 0.0	Default 2.22	
Associations Attributes None			
Hardware Not	ne		
attached dete	signal does not allow the DHE to power d ector are undefined during the reboot. This last resort. The action of this attribute is ic ware.	attribute should be used with caution	

More information

Decoding of this attribute is done by the module CmdDecodeV108.vhd in the //{Torrent root}/Xilinx/ModuleBuilds/LCB_Control_Ver220 directory.

Attribute name	SysRebootCmd	array size 1
Function	Reboots (cold boot) the FPGA from the	associated EEPROM store on the LCB
Firmware module	LCB	version 2.22
Description	Writing a 16-bit value of 0xFFFF to this will perform a cold boot operation on the	

Usage	Write only.		
Address	0xFFFF		
Calibrati	ON Units N/A	Slope 1.0	Offset 0.0
Limits	Maximum 65535.0	Minimum 0.0	Default 0.0
Associa Attr	tions ibutes None		
Haro	dware Signal LCB_RESE	τ on schematic TRNT-EL-04-200	02, page 1/B:7
Notes	attached detector are unde		n gracefully so signals to any ibute should be used with caution ical to pushing the reset button on

More information

Decoding of this attribute is done by the module CmdDecodeV108.vhd in the //{Torrent root}/Xilinx/ModuleBuilds/LCB_Control_Ver220 directory.

Attribute name	SysResetCmd	array size 1
Function	Perform a DHE warm boot to reset all FS	SM and activity on all firmware modules
Firmware module	LCB	version 2.22
Description	Writing a 16-bit value of 0xFFFE to this a will perform a warm boot operation (reset Writing to this attribute is the equivalent of each firmware module. The system level reset is carried out simu The detector is disconnected from the ha and the communication async flag is set a from the PAN.	t) on the hardware. of issuing a separate reset command to ultaneously on all modules. ardware, the sequencer run flag is rese
Usage Write only.		
Address OxFFFE		
Calibration Units	I/A Slope 1.0	Offset 0.0
Limits Maximum 655	534 Minimum 0.0	Default 0.0
Associations Attributes None	9	
Hardware None	ŀ	

Notes Try not to use this command. It is intended to recover from a condition when the DHE and/or the PAN is confused. Better to use individual module reset commands to focus on the area that is confused rather than issue a general reset command. Most of the attribute values remain untouched.

More information

Decoding of this attribute is done by the module CmdDecodeV108.vhd in the //{Torrent root}/Xilinx/ModuleBuilds/LCB_Control_Ver220 directory.

Clock Services Module (CLK) Attributes

The Clock services firmware is a Wishbone slave module connected to the FPGA internal Wishbone bus. The attributes of this module control the clock sources that are used to synchronize the firmware logic and hardware functions of the DHE.

There are two primary clock sources. The first primary clock source is generated internally on the LCB circuit board by crystal oscillator Y1 on the LCB schematic document TRNT-EL-04-2002 Revision –B–. This oscillator produces a differential signal at 106.25 MHz. This clock source is normally used when the DHE is operating as a single controller or when the DHE is designated as master of a synchronized group of controllers. The second primary clock source is an externally generated signal that is used to synchronize multiple controllers working in a group. This source is input via a differential input on the LCB SYNC IN connector J9. It is normally operated at 53.125 MHz.

A clock conditioner / generator device, U28 shown on the same LCB schematic document, locks a voltage controlled oscillator to the primary clock in use and generates all of the major clock sources at various frequencies for use in the controller.

The attributes described in this section have controlling and configuring functions that allow for the generation of the major clock sources.

Attribute name	ClkResetCmd	array size 1	
Function	Provides a local reset to the CLK firmware module		
Firmware module	CLK	version 2.21	
Description	 Writing a value of 1.0 (true) to this attribute resets the internal functions of the clock control firmware. This action sets the default conditions as follows: Primary clock source is set as Y1 (i.e. internal). SyncClkSelect set to zero, SyncInEqualization and SyncOutEqualization set to zero, and sets SlaveClkXferEn false to disable slave clock detection and switching. In addition the state machine and conditioning logic for the clock conditioner 		
	configure functions (ConfigureClockPro ClockConfigTriggerProc) are reset.		
Usage Write only.			
Address OxFFFE			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0	
Associations Attributes SyncClkSelect, SyncInEqualization, SyncOutEqualization, SlaveClkXferEn			
	_CTRL_CLK, CLK_CTRL_DATA, /CLK_CTRL_CS _EQ0, SNK_EQ1, SRC_EQ0, SRC_EQ1.	, CLK_CTRL_SYNC, CLK_CTRL_GOE,	

Attribute name	ClkCodeld	array size 1	
Function	Returns the CLK Module firmware revision level value		
Firmware module	CLK	version 2.21	
Description	Reading this attribute provides the firmware revision level of this module as a major revision level with two decimal places. Major level revision codes are used to describe application levels (e.g. 1.xx indicates development code, 2.xx are CCD production code versions, 3.xx is IR camera production code, etc.). Semi-major code changes (i.e. the first decimal) generally incorporate functional changes that require software (assimilate tool) to be used to extract new attribute values and/or incorporate new functionality (e.g. incorporation of a new image buffer scheme, etc.). Minor revision levels are for bug fixes and/or enhancements without affecting functionality.		
Usage Read only.			
Address OxFFFF			
Calibration Units	Revision Slope 100.0	Offset 0.0	
Limits Maximum 65	5.35 Minimum 0.0	Default 0.0	
Associations Attributes Non	e.		
Hardware Non	e.		

Attribute declaration

Attribute name	ClkModuleId	array size 1		
Function	Returns the function code of the CLK m	odule to confirm its presence.		
Firmware module	CLK	version 2.21		
Description	of this module at the given module sele	Reading this attribute enables any interrogating device to confirm the presence of this module at the given module select address. The constant assigned to the CLK identification attribute has the value 208.		
	Values between 100 and 199 represent identity codes. Values between 200 and 299 represent identity codes.	-		
Usage Read only.				
Address OxFFFE				
Calibration Units	Ident Slope 1.0	Offset 0.0		
Limits Maximum 65	5535.0 Minimum 0.0	Default 0.0		
Associations Attributes Non	e.			
Hardware Non	e.			

Attribute name	ClkModInStatus	array size 1	
Function	Returns the System status word as seen by the module		
Firmware module	CLK	version 2.21	
Description	The system status word is defined by the interconnect system of the Wishbone bus that interconnects all firmware modules internal to the FPGA. This status word is broadcast to each module and is used to convey state information concerning the configuration and functional state of the controller.		

Usage Read of	only.	
Address OxFFF	D	
Calibration Uni	its Boolean Slope 1.0	Offset 0.0
Limits Maximum	Oxffffffff Minimum 0.0	Default 0.0
Associations Attributes	LCBModOutStatus, PSMModOutStatus AFEModOutStatus, ClkModOutStatus	us, CFGModOutStatus, PIXModOutStatus, s.
Hardware	See the Wiki page link given below.	

More information

See <u>http://www.noao.edu/wiki/index.php/Firmware_Topics -</u> Wishbone_system_status_signal_assignment

Attribute name	ClkModOutStatus	array size 1
Function	Provides local status information on the 0	CLK module state
Firmware module	CLK	version 2.21
Description	Reading this attribute provides additional module. In this firmware revision the only which when true indicates that the clock the primary clock source. This indicates to normally. This is equivalent to reading the	v significant bit is the LSB (bit zero) generator device has achieved lock on that the clock generator is performing

Usage Read of	only.			
Address OxFFF	C			
Calibration Uni	its Boolean	Slope 1.0	Offset	0.0
Limits Maximum	Oxfffffff	Minimum 0.0	Default	0.0
Associations Attributes	None.			
Hardware	U28 CLK_LOOP_LO	оск (LCB at TP9)		
Notes				

More information

LMK03000 data sheet.

Attribute name	ClkCfgRegs	array size 16
Function	Provides an alternative clock generator	configuration – Engineering use only
Firmware module	CLK	version 2.21
Description	These are shadow registers of a 16 x 2 conditioner device on the LCB (U28 - L major clock sources for all operations in values used to program the device are therefore constant. After boot these sha provide an alternate configuration to the attributes are used. After modifying the attribute is set true to load the condition	MK03000). This device provides the n hardware. For each cold boot the taken from a small ROM store and are adow attributes can be modified to e clock conditioner. Only 13 of the 16 appropriate registers the LoadClkCfg
Usage Read / Write	9.	
Address 0x0070 => 0	0x007F	
Calibration Units	Binary Slope 1.0	Offset 0.0
Limits Maximum 42	294967295 Minimum 0.0	Default See notes
Associations Attributes load	dClkCfg	
Hardware U28	on Schematic TRNT-EL-04-2002 Page 1	I/D7.
	ne clock conditioner expect garbage on th r) communication links is generated by thi	
x"0082000B",	s are: x"00000000", x"00000000", x"4800300F" x"00000807", x"00030206", x"00030405" x"00030301", x"00030800", x"80000000"	, x"00030304", x"00030803",
More information	LMK03000 data sheet.	

Attribute name	LoadClkCfg	array size	1	
Function	Trigger to initiate a load sequence	to configure the clock co	nditioner U28	
Firmware module	CLK	version 2.2	21	
Description	Writing a value of 1 (true) to this register initiates the configuration of the clock conditioner device via a synchronous serial interface. The values for the configuration are sequentially taken from the ClkCfgRegs attributes, serialized and sent to the conditioner device on signals CLK_CTRL_CLK, CLK_CTRL_DATA, /CLK_CTRL_CS, CLK_CTRL_SYNC, and CLK_CTRL_GOE. Reading this attribute returns the state of the clock conditioner lock indicator. A true returned value indicates correct configuration and operation of the clock conditioner device U28.			
Usage Write / read				
Address 0x0015				
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset	0.0	
Limits Maximum 1.0	0 Minimum 0.0	Default	0.0	
Associations Attributes CIKC	CfgRegs			
	_CTRL_CLK, CLK_CTRL_DATA, /CLK_CTR en read - CLK_LOOP_LOCK(LCB at TF		Nd CLK_CTRL_GOE	
Notes				
More information	Decoding of this attribute is done LMK03000_Control_V221.vhd in root}/Xilinx/ModuleBuilds/CLK_S LMK03000 data sheet.	the //{Torrent	1.	

Attribute name	SlaveClkMode	array size	1

Function Reports the clock source from which the DHE is currently operating

Firmware module	CLK	version	2.21
-----------------	-----	---------	------

Description If the master clock source for the DHE is external (i.e. from the LCB_SYNC_IN port J9) then this attribute will indicate true status. This can only occur if the DHE has been designated as a slave DHE, the **SlaveClkXferEn** attribute has been set true, and the SYNC_IN clock source is present and within the appropriate frequency range. If this bit is true then the slave DHE is synchronized to the master in the chain and all commands and operations will be carried out synchronously with the master to reduce mutual interference.

Usage Read of	only.			
Address 0x0082	2			
Calibration Uni	its Boolean	Slope 1.0	Offset	0.0
Limits Maximum	1.0	Minimum 0.0	Default	0.0
Associations Attributes	SlaveClkXferEn,	DhelsSlave		
Hardware	LCB J9 – INSYNC_	CLK, / INSYNC_CLK		

Notes Currently the ability to switch clocks has been disabled in firmware pending further development.

Attribute name	SlaveClkXferEn	array size	•	1
Function	Enables automatic detection and transfe	er of the primary	/ clocl	k source
Firmware module	CLK	version	2.2 [/]	1
Description	Setting the attribute true enables the clo of a valid external clock source on signa DHE has been configured as a slave, so internal oscillator to the external clock so	lls INSYNC_CLK, / vitch the primary	INSYI	NC_CLK and, if the

Usage Write /	read.			
Address 0x0081				
Calibration Unit	ts Boolean	Slope 1.0	Offset	0.0
Limits Maximum	1.0	Minimum 0.0	Default	0.0
Associations Attributes	DhelsSlave			
Hardware	J9 – insync_clk, /	INSYNC_CLK		

Notes Currently the ability to switch clocks has been disabled in firmware pending further development.

Attribute name	SyncClkSelect	array size 1
Function	Selects the source for the master ours	YNC_CLK signals
Firmware module	CLK	version 2.21
Description		internally generated master clock signal the clock conditioner device. This choice

lead or lag the sync clock signal.

Usage Write /	read.				
Address 0x0083	}				
Calibration Unit	ts Boolean	Slope	1.0	Offset	0.0
Limits Maximum	15.0	Minimu	m 0.0	Default	0.0
Associations Attributes					
Hardware	U55 – sync_clk _	SELO, SYNC	CLK_SEL1, SYNC_CLK_EN0,	SYNC_CLK_I	EN1

Notes

More information

Torrent wiki page: <u>http://www.noao.edu/wiki/index.php/Firmware_Topics -</u> <u>Clock_Sources_for_Master_sync_clock</u>

Attribute name	SyncInEqualization	array size ¹
Function	Selects the degree of de-emphasis app	lied to the SYNC input signals
Firmware module	CLK	version 2.21
Description	Allows for tuning the differential receive through J9 for different cable lengths. A components of the input signals to com Only used when the DHE is configured	pplies de-emphasis to higher frequency pensate fro phase delays in the cable.

Usage Write / F	Read.			
Address 0x0085				
Calibration Unit	s Boolean	Slope 1.0	Offset	0.0
Limits Maximum	3.0	Minimum 0.0	Default	0.0
Associations Attributes	SyncOutEqualiza	ation		
Hardware	U76, U77, U81 s n	IK_EQ0, SNK_EQ1		

More information

See data sheet for DS25BR110 device at http://www.ti.com/product/ds25br110

Attribute name	SyncOutEqualization	array size	1
Function	Selects the degree of pre-emphasis app	lied to the SYN0	C output signals
Firmware module	CLK	version	2.21
Description	Provides pre-emphasis to the OUTSYNC tuning for different cable lengths and/or i optimally. Only used when the DHE is co	impedances so	that the link performs

Usage Write /	Read.			
Address 0x0084	1			
Calibration Unit	ts Boolean	Slope 1.0	Offset	0.0
Limits Maximum	3.0	Minimum 0.0	Default	0.0
Associations Attributes	SyncInEqualizat	ion		
Hardware	U75, U78, U79 –	SRC_EQ0, SRC_EQ1		

More information

See data sheet for DS25BR120 device http://www.ti.com/product/ds25br120

Local Control Board Module (LCB) Attributes

The Local Control Board firmware is a Wishbone master / slave module connected to the FPGA internal Wishbone bus. The attributes of this module control the system reset, communication, command parsing, synchronization between multiple DHEs, and the firmware debug port.

The WishBone Bus module address for the PIX Services module is 0x01.

Attribute	e name	LcbResetCmd	array	v size	1
Functior	า	Provides a local reset to	o the LCB firmware modu	le	
Firmwar	e module	LCB	vers	ion 2.2	2
Descripti	on		Writing a value of 1.0 (true) to this attribute resets the internal functions of the local control board firmware.		
		FpdpPortDisable = 0, GIGePortDisable = 0, UartCmdCopyEn = 1, WatchDogEnable = 1, PixSimDest = 1, PixSi	This action sets the default conditions as follows: FpdpPortDisable = 0, SyncPortDisable = 1, UartPortDisable = 0, GIGePortDisable = 0, FpdpCmdCopyEn = 0, SyncCmdCopyEn = 0, UartCmdCopyEn = 1, GIGeCmdCopyEn = 0, WatchDogPeriod = 10, WatchDogEnable = 1, FpdpLoopBackMode = 0, PixSimEnable = 0, PixSimDest = 1, PixSimRows = 1024, PixSimCols = 1024, PixSimBurstLen = 0, DbgSigSlct = 0, DbgTrigSlct = 0.		
Usage	Write only				
Address	0xFFFE				
Calibrati	i on Units	Boolean <mark>Slope</mark> 1	.0	Offset	0.0
Limits	Maximum	1.0 Minimum	0.0	Default	0.0
Associations AttributesFpdpPortDisable, SyncPortDisable, UartPortDisable, GIGePortDisable, FpdpCmdCopyEn, SyncCmdCopyEn, UartCmdCopyEn, GIGeCmdCopyEn, WatchDogPeriod, WatchDogEnable, FpdpLoopBackMode, PixSimEnable, PixSimDest, PixSimRows, PixSimCols, PixSimBurstLen, DbgSigSlct, DbgTrigSl LCB:/WATCHDOG, LCB:U70, LCB:/SFP_TX_EN, LCB:UART_PS, LCB:U54, LCB:CFG_DATA(7:0), LCB:TSM_PRESENT, LCB:/TSM_PRESENT.					
Notes After a reset event, the communication channels are waiting for an ASYNC-CMD command, issued from the PAN to synchronize communication. In this state, the only reply to any command is an ASYNC-RPLY. The communication state of the DHE is changed to active (i.e. async state is exited) by the first successful reception of the ASYN-CMD word on any communication channel. When initiating communication on any channel, regardless of the DHE state, the first command must be an ASYC-CMD.					

More information

For communication protocols see the MONSOON ICD 6.1 document at <u>http://www.noao.edu/ets/new_monsoon/technical/general/MNSN-AD-01-0005_ICD_6.1_v1.1.pdf</u>

Attribute name	LcbCodeld	array size 1
Function	Returns the LCB Module firmware revision	on level value
Firmware module	LCB	version 2.22
Description	Reading this attribute provides the firmw major revision level with two decimal play Major level revision codes are used to de indicates development code, 2.xx are CC camera production code, etc.). Semi-major code changes (i.e. the first d changes that require software (assimilate attribute values and/or incorporate new f image buffer scheme, etc.). Minor revision levels are for bug fixes an functionality.	ces. escribe application levels (e.g. 1.xx CD production code versions, 3.xx is IR decimal) generally incorporate functional e tool) to be used to extract new functionality (e.g. incorporation of a new
Usage Read only.		
Address OxFFFF		
Calibration Units	Revision Slope 100.0	Offset 0.0
Limits Maximum 65	5.35 Minimum 0.0	Default 2.22
Associations Attributes None	e.	
Hardware None	e.	

Attribute name	LcbModuleId	array size 1	
Function	Returns the function code of the LCB mo	odule to confirm its presence.	
Firmware module	LCB	version 2.22	
Description	Reading this attribute enables any interrogating device to confirm the presence of this module at the given module select address. The constant assigned to the LCB identification attribute has the value 201.		
	Values between 100 and 199 represent MONSOON Orange hardware module identity codes. Values between 200 and 299 represent MONSOON Torrent firmware module identity codes.		
Usage Read only.			
Address OxFFFE			
Calibration Units	Ident Slope 1.0	Offset 0.0	
Limits Maximum 65	535.0 Minimum 0.0	Default 201.0	
Associations Attributes Non	e.		
Hardware Non	e.		

Attribute name	LcbModInStatus	array size 1
Function	Returns the System status word as see	n by the module
Firmware module	LCB	version 2.22
Description	The system status word is defined by the bus that interconnects all firmware mod word is broadcast to each module and concerning the configuration and function	s used to convey state information

Usage Read of	only.	
Address OxFFF	D	
Calibration Uni	its Boolean Slope 1.0	Offset 0.0
Limits Maximum	Oxffffffff Minimum 0.0	Default 0.0
Associations Attributes	LCBModOutStatus, PSMModOutStatu AFEModOutStatus, ClkModOutStatus	us, CFGModOutStatus, PIXModOutStatus, ^{S.}
Hardware	See the Wiki page link given below.	

More information

See http://www.noao.edu/wiki/index.php/Firmware_Topics-Wishbone_system_status_signal_assignment

Attribute name	LcbModOutStatus	array size 1
Function	Provides local status information on the LCB module state	
Firmware module	LCB	version 2.22
Description	 module. In this firmware revision the bi Bit Significance 0 LCB is in Async State 9 SFPD loss of carrier signal 19:16 WB master bus error count 	hal state information internal to the LCB t significance is: Bit Significance 8 Comms device(s) is(are) busy 10 SFPD transmitter fault 23:20 WB master grant counter 31:28 WB master event counter
Usage Read only.		
Address 0xFFFC		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 0x	ffffffff Minimum 0.0	Default 0.0
Associations Attributes None	e.	
Hardware LCB:	SFP_TXFAULT	
Notes		

More information

For WB master status information see the source file WbMasterInterfaceV106.vhd in the //{Torrent root}/Xilinx/Templates/ WbMasterInterfaceV106 directory.

Attribute name	FpdpPortDisable	array size ¹
Function	Disables the Serial Front Panel Data Po	ort (SFPDP) communication channel
Firmware module	LCB	version 2.22
Description	Setting this attribute true disables the SFPDP communication channel (The 'Systran' comms port). This switches off the optical transceiver and clears any buffer data from this port.	

Usage Read /	Write.			
Address 0x0010	0			
Calibration Uni	its Binary	Slope 1.0	Offset	0.0
Limits Maximum	1.0	Minimum 0.0	Default	0.0
Associations Attributes	FpdpCmdCopyE	n, FpdpLoopBackMode		
Hardware	LCB:/SFP_TX_EN, L(CB:SFP_LOS		

Attribute name	FpdpCmdCopyEn	array size 1
Function	Enables the echo feature for the SFPDF	communication port
Firmware module	LCB	version 2.22
Description	If set true, all commands to the DHE and all messages (replies) from the DHE are echoed onto the SFPDP (Systran) transmitter. This allows you to sample the command and response flow from the DHE. Do not set this attribute true if the SFPDP is the principle command port from the PAN.	

Usage Read /	Write.			
Address 0x0000)			
Calibration Unit	ts Binary	Slope 1.0	Offset	0.0
Limits Maximum	1.0	Minimum 0.0	Default	0.0
Associations Attributes	FpdpPortDisable	e, FpdpLoopBackMode		
Hardware	None.			

Attribute name	FpdpLoopBackMode	array size 1
Function	Used to test the BER of the SFPDP con	nmunication port
Firmware module	LCB	version 2.22
Description		significance for this attribute is:
Usage Read / Write		
Address 0x0020		
Calibration Units	Binary <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0
Associations Attributes		
Hardware		

Notes To use this feature the PAN SFPDP (Systran) interface must set the PIO1 and DIR signals true and signal PIO2 false. Under this condition the loopback value is sent to the transceiver module.

Attribute name	SyncPortDisable	array size ¹		
Function	Disables the Synchronization communications Port (SYNC)			
Firmware module	LCB	version 2.22		
Description Setting this attribute true disables the SYNC-IN and SYNC_OUT communication channels. These ports are used to daisy chain multiple DHE used on an instrument where synchronous operation is required to reduce noise caused by interference between them. The SYNC ports transmit and receive a global clock, a global synchronization strobe, and a bidirectional serial data stream. The serial data streams are used to measure the signal delay for the clock and synchronization strobes so that they may be compensated.				
Usage Read / Write).			
Address 0x0011				
Calibration Units Binary Slope 1.0 Offset 0.0				
Limits Maximum 1.	0 Minimum 0.0	Default 1.0		
Associations Attributes SyncCmdCopyEn.				
Hardware Non	е.			
Notes The SYNC-IN development v	and SYNC-OUT ports are disabled in this work.	s release of firmware pending further		

Attribute name	SyncCmdCopyEn	array size 1	
Function	Enables the echo feature for the SYNC-OUT communication port		
Firmware module	LCB	version 2.22	
Description	If set true, all commands to the DHE and all messages (replies) from the DHE are echoed onto the SYNC-OUT transmitter. This feature will be used in the future to allow multiple DHEs to be controlled from one PAN.		

Usage	Read / Write.			
Address	0x0001			
Calibratio	n Units Binary	Slope 1.0	Offset	0.0
Limits ма	aximum 1.0	Minimum 0.0	Default	0.0
Association Attribu		le.		
Hardw	vare None.			

Notes The SYNC-IN and SYNC-OUT ports are disabled in this release of firmware pending further development work.

Attribute name	UartPortDisable	array size	1
Function	Disables the UART Port (RS232)		
Firmware module	LCB	version	2.22
Description	Setting this attribute true disables the UART port that is available on connector LCB:J12 . This port is principally used for debugging purposes when the main communication channel (SFPDP) is down. The UART port accepts simple commands and responds with ascii reply values.		

Usage Read /	Read / Write.			
Address 0x0012	2			
Calibration Uni	<mark>ts</mark> Binary	Slope 1.0	Offset	0.0
Limits Maximum	1.0	Minimum 0.0	Default	1.0
Associations Attributes	UartCmdCopyEn	۱.		
Hardware	LCB:UART_PS, LCB	:U54.		

Notes The UART port is programmed by firmware for 9600 Baud, 1 stop bit, 8 data bits, and no parity.

More information

For the command structure used on this port see http://www.noao.edu/wiki/index.php/Firmware_Topics#RS232_Communication_n_Channel_Command_Codes

Attribute name	UartCmdCopyEn	array size 1	
Function	Enables the echo feature for the UART communication port		
Firmware module	LCB	version 2.22	
Description	If set true, all commands to the DHE and all messages (replies) from the DHE are echoed onto the UART transmitter. This feature is enabled by default.		

Usage Read	I / Write.			
Address 0x00	02			
Calibration U	nits Binary	Slope 1.0	Offset	0.0
Limits Maximur	n 1.0	Minimum 0.0	Default	1.0
Associations Attributes	UartPortDisable			
Hardware	None.			

Attribute name	GIGePortDisable	array size ¹
Function	Disables the GIGe Port (Ethernet)	
Firmware module	LCB	version 2.22
Description	connector mounted to the side communication channels; a bi- pixel data transmitter. The cor	bles the GIGe port that is available on the RJ45 e of the fan casing. The GIGe port has two directional command / message channel and a nmand / message channel accepts simple ascii simple ascii message string values (exactly the
Usage Read / Write		
Address 0x0013		
Calibration Units	Binary Slope 1.0	Offset 0.0
Limits Maximum 1.0 Minimum 0.0 Default 1.0		
Associations Attributes GIGeCmdCopyEn.		
Hardware LCB:	J7	
Notes		
More information	n_Channel_Command_Cod	dex.php/Firmware_Topics#RS232_Communicatio les or client side details at <u>http://www.pleora.com/our-</u>

Attribute name	GIGeCmdCopyEn	array size 1
Function	Enables the echo feature for the GIGe of	communication port
Firmware module	LCB	version 2.22
Description	If set true, all commands to the DHE and all messages (replies) from the D are echoed onto the GIGe command / message channel. This feature is enabled by default.	

Usage Read	/ Write.			
Address 0x000	3			
Calibration Un	its Binary	Slope 1.0	Offset	0.0
Limits Maximum	1 .0	Minimum 0.0	Default	0.0
Associations Attributes	GIGePortDisable	Э.		
Hardware	None.			

Attribute name	GIGeDataWidthSIct	array size	1
Function	Selects which 16-bit pixel data product is	s transmitted to the	PAN
Firmware module	LCB	version 2.2	22
Description	The GIGe interface is only capable of transporting 16-bit pixel values. When pixel width is selected as 18-bits (using attributes SCDataPrecision or QLDataPrecision) the GIGeDataWidthSIct attribute selects the 16-bit valu sent to the PAN using the GIGe pixel data communication channel. The valu significance is: Value Selection of pixel data bus product 0 Pixel data (15:0) 1 Pixel data (16:1) 2 Pixel data (17:2) 3 Illegal value – pixel data value clamped to 0x4242		r ecision or s the 16-bit value
Usage Read / Write.			
Address 0x0030			
Calibration Units	/alue Slope 1.0	Offset	0.0
Limits Maximum 3.0) Minimum 0.0	Default	0.0
Associations Attributes None	Э.		
Hardware None	9.		

Attribute name	PixSimEnable	array size 1
Function	Enables the generation of synthetic p testing	ixel data for communication channel
Firmware module	LCB	version 2.22
Description	LCB module and one in the AFE mod testing the pixel data path from the DI enables a pixel stream to be generate that is sent to the destination commun upper 16-bits express the row numbe number. The generation of the pixel d	TART EXPOSURE command. The start
Usage Read / Write		
Address 0x0100		
Calibration Units	Binary Slope 1.0	Offset 0.0
Limits Maximum 1.	0 Minimum 0.0	Default 0.0
Associations Attributes PixSimDest, PixSimBurstLen, PixSimRows, PixSimCols.		
Hardware Non	e.	
Notes		
More information	For START EXPOSURE command	details see the MONSOON ICD 6.1

Attribute name	PixSimDest	array size	1
Function	Sets the destination communication por	t for synthetic pixel	data
Firmware module	LCB	version 2.	22
Description	This attribute allows you to send the syn available communication channel ports.BitDestination port0SFPDP (Systran) communication1SYNC-OUT communication port2UART communication port3GIGe pixel stream communicationNote that a value of 0 indicates No port	The bit significance on port ort tions port	
Usage Read / Write			
Address 0x0101			
Calibration Units	Boolean Slope 1.0	Offset	0.0
Limits Maximum 15	.0 Minimum 0.0	Default	0.0
Associations Attributes PixSimEnable, PixSimBurstLen, PixSimRows, PixSimCols.			
Hardware			

Attribute name	PixSimBurstLen	array size	1
Function	Selects the pixel data stream burst length to emulate different video channel depths		nt video channel
Firmware module	LCB	version 2.22	2
Description	The CCD variant of the Torrent hardwar channels. The IR variant can acquire da	•	
	When this attribute is set false, the gene interspersed with delays of approx. 2us data stream which equals 8 MPixel data from a maximum Torrent CCD variant.	to emulate a 500KPi	xel/channel/sec
	When this attribute is set true, the generator produces bursts of 32 pixels interspersed by approx. 1us to emulate a 1 MPix/channel/sec data stream which equals 32 MPixel data rate. This approximates the maximum data rate achievable by an IR Torrent variant.		
Usage Read / Write			
Address 0x0104			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset	0.0
Limits Maximum 1.	0 Minimum 0.0	Default	0.0
Associations Attributes PixSimEnable, PixSimDest, PixSimRows, PixSimCols.			
Hardware			
Notes			

Attribute name	PixSimRows	array size) 1
Function	Sets the number of rows to simulate in the synthetic pixel data stream		
Firmware module	LCB	version	2.22
Description	Set this attribute to the required row valutopology.	ue to emulate a	particular detector
	The resulting pixel data stream values v order 16-bits of the 32-bit pixel data value		ow number in the high

Usage	Read / Write.			
Address	0x0103			
Calibratio	N Units Rows	Slope 1.0	Offset	0.0
Limits Ma	aximum 65535.0	Minimum 0.0	Default	1024.0
Associations Attributes PixSimEnable, PixSimBurstLen, PixSimDest, PixSimCols.				

Attribute name	PixSimCols	array size 1
Function	Sets the number of columns to simulate in the synthetic pixel data stream	
Firmware module	LCB	version 2.22
Description	Set this attribute to the required column value to emulate a particular detector topology.	
	The resulting pixel data stream values will contain the column number in the low order 16-bits of the 32-bit pixel data value.	

Usage	Read / Write.			
Address	0x0102			
Calibratio	N Units Cols	Slope 1.0	Offset	0.0
Limits Ma	aximum 65535.0	Minimum 0.0	Default	1024.0
Associations Attributes PixSimEnable, PixSimBurstLen, PixSimRows, PixSimDest. Hardware				

Attribute name	WatchDogEnable	array size 1
Function	Enable the firmware / clock source hardw	vare watchdog function
Firmware module	LCB	version 2.22
Description	The watchdog is used to detect when the system clock fails. This should never occur when the DHE is configured as a master, however, when the DHE is setup as a slave the system clock is supplied by from the DHE master via cable. If the connection to the slave fails the watchdog system will trigger. This action will shutdown the detector (i.e. disconnect the detector) and re-boot the DHE in an attempt to protect the detector and recover functionality. This attribute must be set to allow the detector to be connected to the bias and clock voltages.	
Usage Read / Write	·.	
Address 0x0021		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 1.	0 Minimum 0.0	Default 1.0
Associations Attributes WatchDogPeriod.		
	:/WATCHDOG, LCB:U70, LCB:/WATCHDOG_FAIL, LCB:WDREBOOT, LCB:PROGRAM, :/PROG_B	
	attribute is set true by default. Disabling the watchdog function will result in an failure which will reboot the DHE. Therefore this attribute should not normally be	

Attribute nar	ne WatchDogPeriod	array size	⁹ 1	
Function	Set the firmware / clock so	urce hardware watchdog refro	esh rate	
Firmware mo	dule LCB	version	2.22	
Description	clock source. This attribute between refresh pulses tha The hardware monostable	The watchdog is refreshed by a programmable counter running from the system clock source. This attribute sets the divider ratio and therefore the period between refresh pulses that are sent to the watchdog retriggerable monostable. The hardware monostable device has a time constant of approx. 50us. The refresh period should be shorter that this value to assure the watchdog system does not trigger.		
Usage Re	ad / Write.			
Address 0x0	0022			
Calibration	Units Microsec. Slope 1.0	Offse	t 0.0	
Limits Maximum 255.0 Minimum 0.0 Default 10.0				
Associations Attributes WatchDogEnable.				
Hardware LCB:/WATCHDOG, LCB:U70, LCB:/WATCHDOG_FAIL, LCB:WDREBOOT, LCB:PROGRAM, LCB:/PROG_B				
great There	Note that this attribute is set to 10us period by default. Changing the watchdog refresh period to greater than approx. 50us will result in an apparent clock failure which will reboot the DHE. Therefore this attribute should not normally be adjusted. This attribute is depreciated and will be removed from future firmware releases.			

Attribute name	Led1_SIct	array size 1	
Function	Select the function to indicate on the rear panel LED 1 display.		
Firmware module	LCB	version 2.22	
Description	There are two LED indicators built into the SYNC_IN and SYNC_OUT RJ45 connectors mounted to the rear panel of the controller. LED 1 is the lower LED of J8, the SYNC-OUT port. The value set to this attribute controls the function that is indicated by this LED. The bit significance of this attribute is:BitFunction0LCB WB Master cycle request2LCB WB Slave error return4CFG WB Slave error return5PIX WB Slave error return6AFE WB Slave error return7Bus reset activeThese signals correspond to the operation of the WishBone bus system (WB) within the FPGA.		
Usage Read / Write			
Address 0x0040			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 25	5.0 Minimum 0.0	Default 0.0	
Associations Attributes			
Hardware			

Notes More than one bit can be selected simultaneously to provide multiple indications of activity.

Attribute name	Led2_SIct	array size 1		
Function	Select the function to indicate on the re	ar panel LED 2 display.		
Firmware module	LCB	version 2.22		
Description	Scription There are two LED indicators built into the SYNC_IN and SYNC_OUT F connectors mounted to the rear panel of the controller. LED 2 is the low of J9, the SYNC-IN port. The value set to this attribute controls the function is indicated by this LED. The bit significance of this attribute is: Bit Function 0 /MCLK_SEL_N 2 VANA_PWR_EN 3 VCB_PWR_EN 4 VHV_POLARITY 5 VCC_SYNC_OUT 6 SRC_SYNC_OUT 7 SNK_SYNK_OUT These signals correspond to hardware signals controlled by the FPGA			
Usage Read / Write).			
Address 0x0041				
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0		
Limits Maximum 25	55.0 Minimum 0.0	Default 0.0		
Associations Attributes				
Hardware /MCLK_SEL_N, VFAN_PWR_EN, VANA_PWR_EN, VCB_PWR_EN, VHV_POLARITY, VCC_SYNC_OUT, SRC_SYNC_OUT, SNK_SYNK_OUT.				
Notes More than one bit can be selected simultaneously to provide multiple indications of activity.				

Attribute name	DbgSigSlct	array size ¹		
Function	Selects which module provides signals	to the firmware debug port		
Firmware module	LCB	version 2.22		
Description	Connector LCB:J4 is used to breakout groups of internal FPGA signals to all diagnostics. There are eight separate signals available on the connector. Th attribute selects which module has control of the signals on this connector. Value significance is:Value Module Debug sigsValue Module Debug sigs0Debug signals off2PSM Services signals4PIX Services signals6Not used – Future AFE28CLK Services Module signals9System WB Bus signal group10Auxiliary signal group.			
Usage Read / Write				
Address 0x0042				
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0		
Limits Maximum 10	0.0 Minimum 0.0	Default 0.0		
Associations Attributes				
Hardware LCB:	J4, LCB:CFGDATA(7:0).			
Notes				

For detailed explanation of the signals available in each group see http://www.noao.edu/wiki/index.php/Firmware_Topics#DbgSigSlct_attribute_values

Attribute declaration

Attribute name	DbgTrigSlct	array size 1	
Function	Select the signal for output to LCB:J13	3 for use as a pattern trigger	
Firmware module	LCB	version 2.22	
Description	The connector LCB:J13 is normally assigned to the TSM present switch mounted on the controller chassis. When involved in debugging or development is it often a convenience to have a separate trigger available to trigger an oscilloscope or logic analyzer attached to the debug signal port. By setting this attribute to a non-zero value the connector is converted into a trigger output port. The TSM_PRESENT_P signal (LCB:J13:1) carries the trigger signal. The attribute is divided into two fields; the module select field (bits 6:3) which have the same coding as the DbgSigSlct attribute and bits (2:0) which select the individual signal from that group.		
Usage Read / Write	ı.		
Address 0x0043			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 127.0 Minimum 0.0 Default 0.0			
Associations Attributes			
Hardware LCB:	TSM_PRESENT, LCB:U85, LCB:J13:1		
Notes The TSM-PRESENT signals are emulated internally when this attribute is set to a non-zero value. This means that the safeguards concerning the TSM removal while the AFE is powered up will be bypassed.			
More information	For detailed explanation of the signa http://www.noao.edu/wiki/index.php/ alues	als available in each group see /Firmware_Topics#DbgSigSlct_attribute_v	

Attribute name	StartExpVctr	array size 1
Function	Indicates the most recent start vector is command.	ssued with the START EXPOSURE
Firmware module	LCB	version 2.22
Description		mally determines the jump vector that the action or function. This attribute displays

Usage	Read only.			
Address	0x0023			
Calibratio	n Units Value	Slope 1.0	Offset	0.0
Limits Ma	aximum 255.0	Minimum 0.0	Default	0.0
Associatio Attrib	-			

Hardware

Notes

Power Supply Services Module (PSM) Attributes

The power supply firmware module provides control and monitoring services that define the performance of the power supply hardware system of the Torrent DHE. This firmware module also provides power supervision and power sequencing to allow safe operation of the detector and other controller hardware. The Power Supply Services firmware is a Wishbone slave module connected to the FPGA internal Wishbone bus. It has a Wishbone module address value of 0x02.

Attribute name	PsmResetCmd	array size 1	
Function	Provides a local reset to the PSM firmware module		
Firmware module	PSM	version 2.21	
Description	Writing a value of 1.0 (true) to this attribute resets the internal functions of the power supply services control firmware. This action sets the default conditions as follows: PowerSyncEnable = 1, HtrPowerEnable = 0, VFanPowerEnable = 1, VanaPowerEnable = 1, VcbPowerEnable = 1, VbbPowerEnable = 0, MemPowerEnable = 1, HtrServoPauseEnable = 1, MezPwrEnbleReg = 0, VfanTempSetPoint = 41.0, Vana-SetPoint = -10.5, Vana+SetPoint =10.5, Vcb-SetPoint = -18.0, Vcb+SetPoint = 18.0, Vana-ServoEnable = 1, Vana+ServoEnable = 1, Vcb-ServoEnable = 1, Vcb+ServoEnable = 1.		
Usage Write only.			
Address OxFFFE			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 1.	0 Minimum 0.0	Default 0.0	
Pref	npScanEnable, TempScanPeriod, Shutt lashEnable, PreflashOnCmd, ShutterFo seExposure, IntegrationTime.		

Attribute name	PsmCodeld	array size 1	
Function	Returns the PSM Module firmware revision level value		
Firmware module	PSM	version 2.21	
Description	Reading this attribute provides the firmware revision level of this module as a major revision level with two decimal places. Major level revision codes are used to describe application levels (e.g. 1.xx indicates development code, 2.xx are CCD production code versions, 3.xx is IR camera production code, etc.). Semi-major code changes (i.e. the first decimal) generally incorporate functional changes that require software (assimilate tool) to be used to extract new attribute values and/or incorporate new functionality (e.g. incorporation of a new image buffer scheme, etc.). Minor revision levels are for bug fixes and/or enhancements without affecting functionality.		
Usage Read only			
Address 0xFFFF			
Calibration Units	Revision Slope 100.0	Offset 0.0	
Limits Maximum 65	55.35 Minimum 0.0	Default 2.21	
Associations Attributes Non	e.		
Hardware Non	е.		

Notes

Attribute declaration

Attribute name	PsmModuleId	array size 1	
Function	Returns the function code of the PSM module to confirm its presence.		
Firmware module	PSM	version 2.21	
Description	Reading this attribute enables any interrogating device to confirm the presence of this module at the given module select address. The constant assigned to the PSM identification attribute has the value 202.		
	Values between 100 and 199 represent lidentity codes. Values between 200 and 299 represent lidentity codes.	-	
Usage Read only			
Address 0xFFFE			
Calibration Units	Ident Slope 1.0	Offset 0.0	
Limits Maximum 65	535.0 Minimum 0.0	Default 202.0	
Associations Attributes Non	e.		
Hardware Non	e.		

Attribute name	PsmModInStatus	array size 1
Function	Returns the System status word as seen by the module	
Firmware module	PSM	version 2.21
Description	The system status word is defined by the interconnect system of the Wishbone bus that interconnects all firmware modules internal to the FPGA. This status word is broadcast to each module and is used to convey state information concerning the configuration and functional state of the controller.	

Usage	Read only.		
Address	0xFFFD		
Calibration	Units Boolean	Slope 1.0	Offset 0.0
Limits Max	imum Oxffffffff	Minimum 0.0	Default 0.0
Associations Attributes LCBModOutStatus, PSMModOutStatus, CFGModOutStatus, PIXModOutStatus, AFEModOutStatus, CIkModOutStatus.			
Hardwa		e link given below.	

More information

See <u>http://www.noao.edu/wiki/index.php/Firmware_Topics -</u> Wishbone_system_status_signal_assignment

Attribute name	PsmModOutStatus	array size 1	
Function	Provides local status information on the	PSM module state	
Firmware module	PSM	version 2.21	
Description	0 VfanTempSensorSlct(0) 2 VfanTempSensorSlct(2)		e is: reg(1)
	4 TsmPresent indicator bit		
Usage Read only.			
Address 0xFFFC			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 0xffffffff Minimum 0.0 Default 0.0			
Associations Attributes			
Hardware Non	e.		
2 LCB ter 4 AFE2 te 6 AFE2 te	selectedValueSensor snternal (default)1LCB terrnperature sensor 23AFE1 terr	perature sensor 1 mperature sensor 1 mperature sensor 1	
More information	See the module PSM_RegisterContro //{Torrent root}/Xilinx/ModuleBuilds/P		ory.

Attribute name	PwrStatOverride	array size 1
Function	Override for power status allowing AFE o	peration if power status is bad
Firmware module	PSM	version 2.21
Description	Set this attribute true to override the power When set the AFE interface is maintained power fault status indicated and / or power allows you to diagnose problems with the Do not set this bit for operational use. It d on the LCB.	active even though there may be a r removed from the AFE board. It LCB_MEZ or AFE hardware in-situ.
Usage Read / Wr	ite.	
Address 0x020D		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0
Associations Attributes Mez	PwrEnbleReg.	
Hardware IFC_I	LOCEN.	

Notes The AFE interface is normally only enabled when power supply VANA+ is present on the AFE board. If the LCB_MEZ board detects a fault in any AFE power supply it will disable all power to that AFE and shut down the interface by setting **IFC_LOCEN** false in an attempt to minimize damage to the detector and/or the controller. Using this bit (in the lab) allows you to trouble shoot problems associated with the AFE power supplies.

Attribute name	PwrUpPrimarySupplies	array size 1
Function	Sequence the enabled PSM analog po	ower supplies into an operational state
Firmware module	PSM	version 2.21
Description	set to it. This operation is required before boards. The supplies affected are: VAN sequencing on the supplies (i.e. setting will set the Vbb setpoint attribute to a v to be powered up and the detector volt voltage if required. Note that the PwrU enable the Vbb supply. When the PwrU false, the PwrUpAfeSupplies is also s	upplies on or off depending on the value bre enabling the supplies to the AFE NA+/-, VCB+/-, VHV+/-, Vbb. Note that g this attribute true) when Vbb is enabled value of zero. This allows the AFE boards tages programmed before setting the Vbb JpAfeSupplies must also be set true to UpPrimarySupplies attribute is set set false. ble bit set true will be powered up. Note
Usage Read / Wr	ite.	
Address 0x020A		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 1.	0 Minimum 0.0	Default 0.0
Vbb Hardware	UpAfeSupplies, VbbSetPoint, PowerS PowerEnable, VcbPowerEnable A_ENBL, VCB_ENBL, VBB_ENBL, VANA_SYNC	
VAN.	A_ENDL, VCB_ENBL, VBB_ENBL, VANA_SYNC	, VCD_STNC, VHV_STNC
	sequence when this attribute is set true is IA+/- supplies, wait for 100ms, power on	

and set the PrimaryPwrIsOn flag status to true. When set false the power down sequence is: Power down Vbb, VCB+/-, and VHV+/-, wait for 100ms, power down the VANA+/- supplies When the attribute is false, the synchronization pulses to the VHV, VCB, and VANA supplies is suppressed.

Attribute name	PwrUpAfeSupplies	array size 1
Function	Enable / Disable power to the AFE boar	rds.
Firmware module	PSM	version 2.21
Description	This attribute sequences the power to the AFE boards using the individual AFE power enable bits to the LCB-MEZ board. Setting this attribute true powers up the AFE boards. The power on sequence is: Power on VANA+/-, wait 50ms, power on VCB+/-, wait 50ms, power on VHV+/-, wait 100ms, set the AfePwrIsOn status bit true. The power off sequence is: Set the AfePwrIsOn status false and power down VHV+/-, wait 50ms, power down VCB+/-, wait 50ms, power down VCB+/ Only the supplies that have their separate enable bits set true will be powered up. The PwrUpPrimarySupplies attribute must be set before you can apply power to the AFE boards.	
Usage Read / W	rite.	
Address 0x020B		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 1	.0 Minimum 0.0	Default 0.0
Associations Attributes Pov	verStatusReg.	
AFE	1_PWR_EN_VANA, AFE2_PWR_EN_VANA, AFE1 1_PWR_EN_VHV, AFE2_PWR_EN_VHV, VBB_EN 22_PWR_FAIL_VANA, /AFE1_PWR_FAIL_VCB, /A	IBL, /AFE1_PWR_FAIL_VANA,
/AFE1_PWR_FA AfePwrIsOn s stable before board. You can use t	AFE power status bits (/AFE1_PWR_FAIL_VA IL_VCB, /AFE2_PWR_FAIL_VCB, /AFE_PWR_FAIL tatus bit is true. If a power supply fails during the AfePwrIsOn status bit goes true, the A he MezPwrEnbleReg attribute to override ds while bypassing the protection built into	L_VHV) are only enabled after the ing operation or fails to come up and be FE power is shut down to that AFE the sequence and force the power onto

Attribute name	PowerDownDHE	array size 1
Function	Shut down the DHE power in an orderly	manner
Firmware module	PSM	version 2.21
Description	Setting this attribute true removes power the various DHE power supplies through down the VCC supply to the LCB (which to/from the DHE). This attribute should be	n results in loosing communication be used to remotely shut down the DHE. In the DHE using either the power button
Usage Read / Write		
Address 0x0203		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0
Associations Attributes Pow	verStatusReg.	
	_PWR_EN_VANA, AFE2_PWR_EN_VANA, AFE1 _PWR_EN_VHV, AFE2_PWR_EN_VHV, VBB_EN	

Attribut	e name	MezPwrEnbleReg	array s	size 1
Functio	n	Provide an AFE power sup performed on the LCB-ME		low diagnostics to be
Firmwa	re module	PSM	versio	n 2.21
Descrip	tion	onto the AFE (assuming th circuits on the LCB_MEZ b Bit Supply override E 0 AFE1 VANA+/-	rride the LCB_MEZ power at the power supply and, board will allow you to do Bit Supply override 1 AFE1 VCB+/- 4 AFE2 VANA+/-	er enable bits to force power
Usage	Read / Wr	ite.		
Address	6 0x0202			
Calibrat	ion Units	Boolean Slope 1.0	с	Offset 0.0
Limits	Maximum 25	55.0 Minimum	0.0	Default 0.0
Associa Attr	ributoc	StatOverride.		
Har	AFE1	I_PWR_EN_VANA, AFE2_PWR_EI I_PWR_EN_VHV, AFE2_PWR_EN_ 1_PWR_FAIL_VCB, /AFE2_PWR_I	_VHV, /AFE1_PWR_FAIL_VA	NA, /AFE2_PWR_FAIL_VANA,
Notes	the read value status for this Bit Supply fail 8 AFE1_PWR_F	nverted i.e. true status) powe . Note that there is only one single status bit is reflected ir status Bit Supply fail sta FAIL_VANA 9 AFE1_PWR_FAI _FAIL_VANA 13 AFE2_PWR_FA	/AFE_PWR_FAIL_VHV bit for h both bit AFE fields. The atus Bit Supply fail st IL_VCB 10 AFE_PWR_FAI	or both AFE boards. The e bit significance is: tatus Bit Supply fail status IL_VHV 11 Not used

Attribute name	PowerStatusReg	array size	1
Function			
Firmware module	PSM	version 2.	21
Description	0Primary power is enabled12Vbb supply is enabled34AFE2 VCB+/- supply fail5		d ail y fail
Usage Read only			
Address 0x020F			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset	0.0
Limits Maximum 25	5.0 Minimum 0.0	Default	0.0
Associations Attributes Pwr	UpPrimarySupplies, PwrUpAfeSuppli	ies, VbbPowerEnabl	e.
	1_PWR_FAIL_VANA, /AFE2_PWR_FAIL_VANA 2_PWR_FAIL_VCB, /AFE_PWR_FAIL_VHV, VB		i,
	ne state of the PrimaryPwrIsOn status. The state of the AfePwrIsOn status.		

Attribute name	PsmHdwrVersion	array size 1
Function	Allows firmware to work with revision –A	A- PSM hardware
Firmware module	PSM	version 2.21
Description	Revision –A- PSM hardware did not have power supply enable signals where 'low current firmware to control the REV –A- true. Do not change this attribute unless	true' polarity. This attribute allows the PSB modules by setting the attribute

Usage	Read / Write.		
Address	0x020E		
Calibratio	N Units Boolean Slope 1.0	Offset	0.0
Limits M	aximum 1.0 Minimum 0.0	Default	0.0
Associati Attrib			
Hardy	VARE AFE1_PWR_EN_VANA, AFE2_PWR_EN_VANA, AFE1_PWR_EN AFE1_PWR_EN_VHV, AFE2_PWR_EN_VHV, VBB_ENBL.	N_VCB, AFE2_	PWR_EN_VCB,
	This attribute is depreciated and will be removed when all Rev - removed from service.	-A– PSM boa	ards have been

Attribute name	VhvPolaritySlct	array size 1
Function	Selects the polarity of the VHV and Vbb v	oltage generators
Firmware module	PSM	version 2.21
Description	The default condition (VhvPolaritySlct = positive VHV voltages (for detector drain (for detector back side bias). This condition Channel CCD technology. Setting this attract potentials and positive Vbb potentials to se detectors. This attribute can only be changed when is set false.	biases) and negative Vbb potentials on corresponds to the normal N- ribute true will generate negative VHV support P-Channel CCD technology
Usage Read / Writ	e.	
Address 0x0205		
Calibration Units B	Boolean Slope 1.0	Offset 0.0
Limits Maximum 1.0	Minimum 0.0	Default 0.0
Associations Attributes PwrU	JpPrimarySupplies.	
Hardware VHV_F	POL_SLCT.	

Notes This attribute changes the PSM output of the VHV+/- supply from +32/-5 to +5/-32 volts with respect to AGND. The Vbb supply output changes from 0 to +75v to 0 to -75v.

The dynamic range of the DACs on the AFE boards that generate the high voltage bias potentials is 12 bits. This range is divided across the full positive and negative voltage swing. Programming a negative voltage into these DACs when the VHV supply is programmed for positive potential will slam the bias supply amplifier into the lower rail and may cause damage.

Attribute name	PowerSyncEnable	array size 1	
Function	Enables the switching frequency of t synchronized.	the various power supplies to be	
Firmware module	PSM	version 2.21	
Description	have their switching frequency synch enables this function. The exact swit controlled by a harmonic of the mean is calculated by measuring the perior PWRSYNC pulses emitted by the set Setting this attribute false makes the frequency which is not related to the	e on the detector the PSM supplies need hronized to the pixel read rate. This attra tching frequency of each power supply sured pixel read frequency. This freque d (in SysClk increments) between the equencer (nominally one pulse per pixe e power supplies switch at their default e pixel read rate thus causing power sup ripple waveform of switch mode power	ribute is ency el).
Usage Read / Writ	e.		
Address 0x0200			
Calibration Units E	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 1.0	Minimum 0.0	Default 1.0	
Associations Attributes Powe	erSyncRate,		
Hardware vHv_s	SYNC, VANA_SYNC, VCB_SYNC, VCC_SYN	IC, LOGIC_SYNC.	
usable harmon run within its' d 8 th generated fr inspection on th	ic to the pixel rate. The closest usable esign range of switching frequencies. om the measured pixel read frequence	from a lookup table to determine the clo e harmonic is that which allows the sup The harmonics used are 1 st , 2 nd , 3 rd , 6 ^t cy. These sync clocks are available for :J4) using the DbgSigSlct and / or the	ply to th and

See design document PowerSupplySyncAnalysis.xls For **DbgSigSlct** and **DbgTrigSlct** attribute use see the wiki pages for additional details: <u>http://www.noao.edu/wiki/index.php/Firmware_Topics -</u> <u>DbgSigSlct_attribute_values</u>

Attribute name	PowerSyncRate	array size 1	
Function	Used to set and indicate the current pix synchronization	el read rate for power su	ipply
Firmware module	PSM	version 2.21	
Description	When the sequencer is emitting power (sequencer PWRSYNC function) this a cycles between the sequencer pulses. (i.e. not reading out) then this attribute synchronization frequency.	ttribute indicates the num If the sequencer is not is	nber of SysClk suing pulses
Usage Read / W	rite.		

Address	0x0201
Address	0X0201

Calibration Units	s SysClk	Slope 1.0	Offset 0.0
Limits Maximum	2048.0	Minimum 0.0	Default 216.0

Associations

Attributes PowerSyncEnable

Hardware

VHV_SYNC, VANA_SYNC, VCB_SYNC, VCC_SYNC, LOGIC_SYNC.

Notes The SysClk frequency is 53.125MHz; the period is approx.19ns.

The pixel read frequency is calculated as PixFreq = 53.125E6 / **PowerSyncRate**

The default frequency corresponds to approx. 245.9KHz

Operational boundaries to maintain synchronization to the pixel frequency are 26KHz to 547KHz

More information See design document PowerSupplySyncAnalysis.xls For DbgSigSlct and DbgTrigSlct attribute use see the wiki pages for additional details: <u>http://www.noao.edu/wiki/index.php/Firmware_Topics -</u> DbgSigSlct_attribute_values

Attribute name	VFanPowerEnable	array size 1
Function	Enables the DHE air circulation fan pow	er supply to provide cooling
Firmware module	PSM	version 2.21
Description	When this attribute is true the power sup is enabled. The fan is used to regulate t	

Usage	Read / Write.		
Address	0x0207		
Calibration	Units Boolean Slope 1.0	Offset	0.0
Limits Max	timum 1.0 Minimum 0.0	Default	1.0
Associations Attributes VfanServoEnable, VfanTempSetPoint, VfanServoDeadBand, VfanServoPwmValue, VfanTemperature, VFanTempSensorSlct			
Hardwa	I re VFAN_ENBL, VFAN_ADJ.		

Attribute name	VFanServoEnable	array size	1
Function	Enables the DHE temperature regulation	n servo.	
Firmware module	PSM	version 2	.21
Description	When set true the internal DHE temperatry and maintain the value set to the Vfa	0	

Usage	Read / Write.			
Address	0x0119			
Calibration	Units Boolean S	Slope 1.0	Offset	0.0
Limits Maxi	imum 1.0	Minimum 0.0	Default	1.0
Associations Attributes VfanPowerEnable, VfanTempSetPoint, VfanServoDeadBand, VfanServoPwmValue, VfanTemperature, VFanTempSensorSlct				
Hardwa	re VFAN_ADJ.			

Attribute name	VFanTempSetPoint	array size	1	
Function	Sets the desired operating to	Sets the desired operating temperature for the DHE		
Firmware module	e PSM	version	2.21	
Description	the temperature set into this down the DHE internal temp the surface of the electronic	attribute set true, the servo v attribute. The servo only has berature by increasing the circ s modules. The electronics n bugh their power dissipation	s the capacity to cool culation of air across nodules themselves	
Usage Read /	Write.			
Address 0x0110)			
Calibration Units	Deg. Slope 16.0	Offset	0.0	
Limits Maximum	127.0 Minimum 0	.0 Defau	lt 41.0	
V Hardware	/fanPowerEnable, VfanServoEr /fanServoPwmValue, VfanTemp /FAN_ADJ.			

Notes The slope value used to calibrate the **VfanTemperature** attribute must be the set to the same value as the value for this attribute.

Attribute name	VFanServoDeadBand	array size	1
Function	Compensate for the servo quantization e servo oscillation.	error in the serve	calculation to prevent
Firmware module	PSM	version	2.21
Description	Use this attribute to define a span of terr temperature where the servo will not try on temperature feedback that has a cert servo calculations are done as fixed poin the difference between the set point and attribute to a fraction of a degree will elin	to correct the er ain quantization nt arithmetic whi actual temperat	ror. The servo depends error. In addition, all ch adds to the error of ture. Setting this

Usage	Read / Write.		
Address	0x011C		
Calibration	Units Deg.	Slope 16.0	Offset 0.0
Limits Maxi	imum 8.0	Minimum 0.0	Default 0.0
Association Attribute	es VfanPowerEnabl	e, VfanServoEnable, VfanTempSe e, VFanTempSensorSlct	Point, VfanServoPwmValue,
Hardwa	re VFAN_ADJ.		

Notes The slope value used to calibrate the **VfanTemperature** attribute must be the set to the same value as the value for this attribute.

Attribute name	VFanServoPwmValue	array size	1
Function	Used to set or indicate the current DHE of	circulatory fan po	ower level
Firmware module	PSM	version	2.21
Description	When the VfanServoEnable attribute is current power level (as a percentage) of constant.	,	
	When the VfanServoEnable attribute is level of the internal circulatory fan.	set false, this at	tribute sets the power

Association Attribute	es VfanPowerEnabl	e, VfanServoEnable, VfanTempSet e, VFanTempSensorSlct	Point, Vfar	nServoDeadBand,
	imum 100.0	Minimum 0.0	Default	0.0
Calibration	Units Percent	Slope 1.27	Offset	0.0
Address	0x011A			
Usage	Read / Write.			

- Hardware VFAN_ADJ.
- **Notes** This fan power supply is adjustable between the range of 8v and 14v corresponding to the PWM values of 0% to 100%.

Attribute name	VFanTempSensorSlct	array size 1
Function	Selects the temperature sensor to be used to supply the servo feedback temperature value.	
Firmware module	PSM	version 2.21
Description		nsor as: Value Sensor selected 1 LCB temperature sensor 1 3 AFE1 temperature sensor 1 5 AFE2 temperature sensor 1
Usage Read / Wr	ite.	
Address 0x011E		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 7.	0 Minimum 0.0	Default 0.0
Vfar Hardware	nModOutStatus, VfanPowerEnable, Vfa nServoDeadBand, VfanTemperature, V N_ADJ.	
Notes Only use the c	ode value of 7 for servo testing.	

Attribute name	VFanTemperature	array size	1	
Function	Indicate (or set) the servo feedback temp	erature		
Firmware module	PSM	version 2	21	
Description	When the VfanTempSensorSIct attribute is set to any value except 7, this attribute indicates the feedback value to the servo as measured from the selected sensor.			
	When the VfanTempSensorSict is set to and allows you to test the servo response servo error function.			
Usage Read / Writ	e.			
Address 0x011F				
Calibration Units	Deg. Slope 16.0	Offset	0.0	
Limits Maximum 127	7.0 Minimum 0.0	Default	0.0	
Associations Attributes VfanPowerEnable, VfanServoEnable, VfanTempSetPoint, VfanServoDeadBand, VfanSensorSlct, VFanServoPwmValue				
Hardware VFAN	_ADJ.			
	e used to calibrate the VfanTempSetPoint lue for this attribute.	t attribute must be	the set to the same	

Attribute name	HtrPowerEnable	array size	1
Function	Enables the power supply to provide ter	nperature contro	ol to the detector
Firmware module	PSM	version	2.21
Description	When this attribute is true the power sup The heater is used to regulate the detect		

Usage	Read / Write.		
Address	0x0206		
Calibration	Units Boolean	Slope 1.0	Offset 0.0
Limits Max	t imum 1.0	Minimum 0.0	Default 0.0
Associatio Attribut	HtrServoEnable,	, HtrServoPauseEnable, HtrServoF and, HtrTempSensorSlct, HtrTemp rent.	•
Hardwa		_SUSPEND, VHTR_ADJ, TEMP_1, TEMP_2	, HTR_VOLTS, HTR_CURRENT.

Notes

Attribute name	HtrServoEnable	array size 1	
Function	Enables the Detector temperature regu	ation servo.	
Firmware module	PSM	version 2.21	
Description	When set true the internal Detector tem to try and maintain the value set to the	• •	ll heater

Usage	Read / Write.		
Address	0x0109		
Calibration	Units Boolean	Slope 1.0	Offset 0.0
Limits Max	timum 1.0	Minimum 0.0	Default 1.0
Associatio Attribut	HtrPowerEnable	e, HtrServoPauseEnable, HtrServoF and, HtrTempSensorSlct, HtrTemp rent.	
Hardwa		_SUSPEND, VHTR_ADJ, TEMP_1, TEMP_2	, HTR_VOLTS, HTR_CURRENT.

Notes

Attribute name	HtrTempSetPoint	array size 1
Function	Sets the desired operating temperature	for the Detector
Firmware module	PSM	version 2.21
Description	With the HtrServoEnable attribute set true, the servo will attempt to maintain the detector temperature set into this attribute. The servo only has the capacit to heat the Detector temperature by increasing the power through a small resistive heater attached to the cold plate surface of the detector mount. The dewar cryogen provides the negative (cooling) bias.	

Usage	Read / Write.
Address	0x0100
Calibrat	ON Units Kelvin Slope 16.0 Offset 0.0
Limits	Maximum 500.0 Minimum 0.0 Default 0.0
	tions ibutes HtrPowerEnable, HtrServoEnable, HtrServoPauseEnable, HtrServoPwmValue, HtrServoDeadBand, HtrTempSensorSict, HtrTemperature, HtrVolts, HtrCurrent. dware vHtr_ENBL, /vHtr_SUSPEND, vHtr_ADJ, TEMP_1, TEMP_2, Htr_volts, Htr_Current.
Notes	The slope and offset values used to calibrate the HtrTemperature attribute must be the set to the same value as the value for this attribute.
	You can indicate the detector temperature in Deg. Celsius by setting the offset value to 273.0.

Attribute name	HtrServoDeadBand	array size	1
Function	Compensate for the servo quantization e servo oscillation.	error in the servo	calculation to prevent
Firmware module	PSM	version	2.21
Description	Use this attribute to define a span of tem temperature where the servo will not try on temperature feedback that has a cert servo calculations are done as fixed poir the difference between the set point and attribute to a fraction of a degree will elin	to correct the er ain quantization nt arithmetic which actual temperat	ror. The servo depends error. In addition, all ch adds to the error of ture. Setting this

Usage	Read / Write.			
Address	0x010C			
Calibration	Units Kelvin	Slope 16.0	Offset	0.0
Limits Max	kimum 8.0	Minimum 0.0	Default	0.0
Associatio Attribut	tes HtrPowerEnable	e, HtrServoEnable, HtrServoPausel Slct, HtrTempSetPoint, HtrTemper	•	

- Hardware VHTR_ENBL, /VHTR_SUSPEND, VHTR_ADJ, TEMP_1, TEMP_2, HTR_VOLTS, HTR_CURRENT.
- **Notes** The slope and offset values used to calibrate the **HtrTemperature** attribute must be the set to the same value as the value for this attribute.

Attribute name	HtrServoPwmValue	array size	1	
Function	Used to set or indicate the current Detector heater power value			
Firmware module	PSM	version	2.21	
Description	When the HtrServoEnable attribute is set true, this attribute indicates the current power level (as a percentage) of the servo to maintain the detector temperature constant.			
	When the HtrServoEnable attribute is s level fed to the detector heater	et false, this attr	ibute sets the power	

Associations Attributes	HtrPowerEnable	HtrServoFnable HtrServoPaus	eEnable Htr	ServoDea
Limits Maximun	n 100.0	Minimum 0.0	Default	0.0
Calibration Un	its Percent	Slope 1.27	Offset	0.0
Address 0x0	10A			
Usage Rea	ad / Write.			

- HtrPowerEnable, HtrServoEnable, HtrServoPauseEnable, HtrServoDeadBand, HtrTempSensorSict, HtrTempSetPoint, HtrTemperature, HtrVolts, HtrCurrent.
- Hardware VHTR_ENBL, /VHTR_SUSPEND, VHTR_ADJ, TEMP_1, TEMP_2, HTR_VOLTS, HTR_CURRENT.
- **Notes** This heater power supply is an adjustable current source between the range of 0 milliamp and 500milliamps corresponding to the PWM values of 0% to 100%.

Attribute name	HtrTempSensorSlct	array size 1
Function	Selects the temperature sensor to be us temperature value for the detector.	ed to supply the servo feedback
Firmware module	PSM	version 2.21
Description	There are two temperature sensors inpu usually Si diode sensors mounted to the cryogen Dewar. This attribute allows you	e detector mount and, possibly, to the
	Value Sensor selected 0 Temp sensor 1	Value Sensor selected 1 Temp sensor 2
	These sensors are physically connected	to the TSM-UTIL module.
Usage Read / Wr	ite.	
Address 0x010E		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 1.	0 Minimum 0.0	Default 0.0
	PowerEnable, HtrServoEnable, HtrServo ServoDeadBand, HtrTempSetPoint, HtrT	
Hardware	R ENRI WHTR SUSPEND VHTR AD I TEMP 1	TEMP 2 HTR VOLTS HTR CURRENT

VHTR_ENBL, /VHTR_SUSPEND, VHTR_ADJ, TEMP_1, TEMP_2, HTR_VOLTS, HTR_CURRENT.

Notes

Attribute name	HtrTemperature	array size	1	
Function	Indicate the servo feedback value for the detector temperature			
Firmware module	PSM	version	2.21	
Description	This attribute indicates the feedback va selected sensor.	ue to the servo as	s measured from the	

Usage	Read / Write.			
Address	0x010F			
Calibrat	ON Units Kelvin.	Slope 16.0	Offset	0.0
Limits	Maximum 500.0	Minimum 0.0	Default	0.0
Associa Attr	ibutes HtrPowerEnabl	e, HtrServoEnable, HtrServol and, HtrTempSensorSlct, Ht	-	
Har	dware VHTR_ENBL, /VHTI	R_SUSPEND, VHTR_ADJ, TEMP_1,	TEMP_2, HTR_VOLTS	, HTR_CURRENT.
Notes	The slope and offset value the same value as the value	s used to calibrate the HtrTem ie for this attribute.	pSetPoint attribut	e must be the set to

You can indicate the detector temperature in Deg. Celsius by setting the offset value to 273.0.

Attribute name	HtrServoPauseEnable	array size 1
Function	Enable the sequencer to pause the power to reduce noise.	er to the detector heater during readout
Firmware module	PSM	version 2.21
Description	When this attribute is set true the sequer supplied to the detector during readout to READOUT_BUSY and READOUT_IDLE reduce readout noise contributions from	by writing the sequencer codes E to the EFR register. This may help

Usage Re	ead / Write.			
Address ^{0x}	(010B			
Calibration	Units Boolean	Slope 1.0	Offset	0.0
Limits Maxim	num 1.0	Minimum 0.0	Default	1.0
Associations Attributes	s HtrPowerEnable,	HtrServoEnable, HtrServoPwmVa Sict, HtrTempSetPoint, HtrTempera		,
Hardware		SUSPEND, VHTR_ADJ, TEMP_1, TEMP_2,	HTR_VOLTS,	HTR_CURRENT.

Notes

Attribute name	HtrVolts	array size 1
Function	Indicates the instantaneous voltage beir	ng applied across the detector heater
Firmware module	PSM	version 2.21
Description	This attribute allows you to calculate ins to the detector heater.	tantaneous heater power being applied

Usage Read /	/Write.				
Address 0X001	F				
Calibration Unit	ts Volts	Slope 228.7	Of	ffset	69.8
Limits Maximum	24.0	Minimum 0.0	D	Default	0.0
Associations Attributes	HtrPowerEnable	HtrServoEnable	HtrSorvoPausoEnak	bla HtrS	arvoPwmValue

ntrower Enable, httservoenable, httservoerauseenable, httservoewinvalue,
HtrServoDeadBand, HtrTempSensorSlct, HtrTempSetPoint, HtrTemperature,
HtrCurrent.

Hardware VHTR_ENBL, /VHTR_SUSPEND, VHTR_ADJ, TEMP_1, TEMP_2, HTR_VOLTS, HTR_CURRENT.

Notes The voltage is measured using a voltage to frequency technique in the TSM module. This frequency is then measured by the LCB to indicate the potential across the detector heater element. The slope and offset values shown here are nominal and serve to indicate power levels being applied to the heater however, for accurate measurements this sensor must be calibrated each time the TSM / LCB combination is changed.

Attribute name	HtrCurrent	array size 1	
Function	Indicates the instantaneous current flowing through the detector heater		
Firmware module	PSM	version 2.21	
Description	This attribute allows you to calculate ins to the detector heater.	tantaneous heater power being applied	

Usage Read /	Write.			
Address 0x00	1E			
Calibration Unit	s Milliamps	Slope 5.88	Offset	5.0
Limits Maximum	600.0	Minimum 0.0	Default	0.0
Associations Attributes		e, HtrServoEnable, HtrSe and, HtrTempSensorSict		
Hardware	VHTR_ENBL, /VHTR	_SUSPEND, VHTR_ADJ, TEM	P_1, TEMP_2, HTR_VOLTS	, HTR_CURRENT.

Notes The current is measured using a current to frequency technique in the TSM module. This frequency is then measured by the LCB to indicate the power through the detector heater element. The slope and offset values shown here are nominal and serve to indicate power levels being applied to the heater however, for accurate measurements this sensor must be calibrated each time the TSM / LCB combination is changed.

Attribute name	VanaPowerEnable	array size 1
Function	Enables the AFE low voltage analog pov	ver supply generator
Firmware module	PSM	version 2.21
Description	When this attribute is true the low voltage circuitry is enabled. This supply used to livideo acquisition circuitry.	

Usage	Read /	Write.				
Address	0x0208	3				
Calibratio	n Unit	s Boolean	Slope 1.0)	Offset	0.0
Limits Ma	aximum	1.0	Minimum	0.0	Default	1.0
Associatio Attribu		Vana+ServoPwm	Nalue, Vana	tPoint, Vana+ServoDe +Volts, Vana+Amps, V nd, Vana-ServoPwmV	ana-Servo	•
Hardw	/are					

VANA_ENBL, VANA+_ADJ, VANA-_ADJ.

Notes

Attribute name	Vana+ServoEnable	array size	1
Function	Enables the servo to stabilize the AFE lo	ow voltage positi	ive analog supply.
Firmware module	PSM	version	2.21
Description	When set true the power supply voltage value set to the Vana+SetPoint attribute	-	ry and maintain the

Usage Read	d / Write.				
Address 0x01	39				
Calibration Un	nits Boolean	Slope 1.0	Offset	0.0	
Limits Maximu	m 1.0	Minimum 0.0	Default	1.0	
Associations Attributes VanaPowerEnable, Vana+SetPoint, Vana+ServoDeadBand, Vana+ServoPwmValue, Vana+Volts, Vana+Amps.					
Hardware	VANA+_ADJ.				

Notes

Attribute name	Vana+SetPoint	array size 1		
Function	Sets the desired operating voltage for the AFE low voltage positive power supply			
Firmware module	PSM	version 2.21		
Description	With the Vana+ServoEnable attribute set true, the servo will attempt to maintain the voltage set into this attribute. The purpose of the servo is to control the supply slew rate and to compensate for load and aging effects. The servo has a relatively slow loop response and it is the power supply itself that is designed to maintain voltage stability. The servo merely controls the output voltage and compensates for load losses since the servo feedback is at the point where the supply enters the AFE board.			
Usage Read / Write	Э.			
Address 0x0130				
Calibration Units	Volts Slope 29.4	Offset 0.0		
Limits Maximum 12	2.0 Minimum 5.0	Default 10.5		
Associations Attributes VanaPowerEnable, Vana+ServoEnable, Vana+ServoDeadBand, Vana+ServoPwmValue, Vana+Volts, Vana+Amps.				
Hardware VAN	A+_ADJ.			
Notes The slope and values this attr	offset values used to calibrate the Vana+ ribute.	Volts attribute must be used set the		

Attribute name	Vana+ServoDeadBand	array size	1	

- **Function** Compensate for the servo quantization error in the servo calculation to prevent servo oscillation.
- Firmware module PSM version 2.21
- **Description** Use this attribute to define a span of voltage about the set point value where the servo will not try to correct the error. The servo depends on voltage feedback that has a certain quantization error. In addition, all servo calculations are done as fixed point arithmetic which adds to the error of the difference between the set point and actual voltage. Setting this attribute to a fraction of a volt will eliminate hunting of the servo.

Associati Attrib		VanaBowerEnab	la Vana	-ServoEna	hla Vana+SotP	oint Vana	+SorvoBw
Limits Ma	aximum	4.3	Minimu	um 0.0		Default	0.0
Calibratio	n Units	s Volts	Slope	29.4		Offset	0.0
Address	0x013C						
Usage	Read / \	Write.					

- VanaPowerEnable, Vana+ServoEnable, Vana+SetPoint, Vana+ServoPwmValue, Vana+Volts, Vana+Amps.
- Hardware VANA+_ADJ.
- **Notes** The slope and offset values used to calibrate the **Vana+Volts** attribute must be used set the values this attribute.

Attribute name	Vana+ServoPwmValue	array size 1
Function	Used to set or indicate the actual deman low voltage generator	d value driving the AFE analog positive
Firmware module	PSM	version 2.21
Description	When the Vana+ServoEnable attribute is current demand (as a percentage) set to the voltage constant at the setpoint.	
	When the Vana+ServoEnable attribute idemand to the PSM voltage generator cities and the PSM voltage generator cities and the the PSM voltage generator cities are as a second sec	

Usage	Read / Write.			
Address	0x013A			
Calibration	Units Percent	Slope 1.27	Offset	0.0
Limits Max	i mum 100.0	Minimum 0.0	Default	0.0
Associatio Attribut		ole, Vana+ServoEnable, Vana+SetP na+Amps.	oint, Vana-	⊦ServoDeadBand,

Hardware

VANA+_ADJ.

Notes This analog low voltage positive power supply is adjustable between the range of 5v and 12v corresponding to the PWM values of 0% to 100%.

Attribute name	Vana+Volts	array size 1
Function	Indicates the instantaneous voltage ger voltage generator	nerated by the PSM analog positive low
Firmware module	PSM	version 2.21
Description	This attribute shows the voltage value or board circuitry before the supply enters	

Usage	Read only.			
Address	0x000E			
Calibration	Units Volts	Slope 29.4	Offset	0.0
Limits Maxim	num 34.8	Minimum 0.0	Default	0.0
Association Attributes Hardware	s VanaPowerEnab Vana+ServoDead	le, Vana+ServoEnable, Vana+SetP dBand, Vana+Amps. ^{J6:2-3.}	oint, Vana-	⊦ServoPwmValue,

Notes The voltage is measured using hardware channel 0 (firmware channel 16) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Vana+Amps	array size 1
Function	Indicates the instantaneous load currer voltage generator	nt seen by the PSM analog positive low
Firmware module	PSM	version 2.21
Description	before the supply is switched onto the	easured by the LCB-MEZ board circuitry

Usage	Read / Write.				
Address	0x000F				
Calibrat	ion Units Milliamps Slope 0.98 Offset 0.0				
Limits	Maximum 600.0 Minimum 0.0 Default 0.0				
Associations Attributes VanaPowerEnable, Vana+ServoEnable, Vana+SetPoint, Vana+ServoPwmValue, Vana+ServoDeadBand, Vana+Volts.					
Hardware LCB:AFE1_TIVANA+, LCB:J6:24, LCB-MEZ:U32:5					
Notes	The current is measured using hardware channel 6 (firmware channel 22) of the SYSMON feature of the Virtex FPGA device.				

AFE2 load current is available at the LCB TP1 test point.

Attribute name	Vana-ServoEnable	array size	1
Function	Enables the servo to stabilize the AFE le	ow voltage negati	ive analog supply.
Firmware module	PSM	version	2.21
Description	When set true the power supply voltage value set to the Vana-SetPoint attribute		y and maintain the

Usage Read /	/Write.			
Address 0x012	9			
Calibration Unit	ts Boolean	Slope 1.0	Offset	0.0
Limits Maximum	1.0	Minimum 0.0	Default	1.0
Associations Attributes		ole, Vana-SetPoint, Vana-ServoDea e, Vana-Volts, Vana-Amps.	dBand, Vai	na-
Hardware	VANAADJ.			

Notes

Attribute name	Vana-SetPoint	array size 1		
Function	Sets the desired operating voltage for th supply	ne AFE low voltage negative power		
Firmware module	PSM	version 2.21		
Description	With the Vana-ServoEnable attribute set true, the servo will attempt to maintain the voltage set into this attribute. The purpose of the servo is to control the supply slew rate and to compensate for load and aging effects. The servo has a relatively slow loop response and it is the power supply itself that is designed to maintain voltage stability. The servo merely controls the output voltage and compensates for load losses since the servo feedback is at the point where the supply enters the AFE board.			
Usage Read / Write				
Address 0x0120				
Calibration Units	Volts Slope 29.2	Offset 993.0		
Limits Maximum -5	.0 Minimum -12.0	Default -10.5		
	aPowerEnable, Vana-ServoEnable, Var a-ServoPwmValue, Vana-Volts, Vana-A			
Hardware VAN	AADJ.			
Notes The slope and values this attr	offset values used to calibrate the Vana -	Volts attribute must be used set the		

Attribute name	Vana-ServoDeadBand	array size	1
----------------	--------------------	------------	---

- **Function** Compensate for the servo quantization error in the servo calculation to prevent servo oscillation.
- Firmware module PSM version 2.21
- **Description** Use this attribute to define a span of voltage about the set point value where the servo will not try to correct the error. The servo depends on voltage feedback that has a certain quantization error. In addition, all servo calculations are done as fixed point arithmetic which adds to the error of the difference between the set point and actual voltage. Setting this attribute to a fraction of a volt will eliminate hunting of the servo.

Usage	Read / Write.			
Address	0x012C			
Calibratio	N Units Volts	Slope 29.2	Offset	993.0
Limits Ma	aximum 4.3	Minimum 0.0	Default	0.0
Associati	ons			

- Attributes VanaPowerEnable, Vana-ServoEnable, Vana-SetPoint, Vana-ServoPwmValue, Vana-Volts, Vana-Amps.
- Hardware
 - VANA-_ADJ.
- **Notes** The slope and offset values used to calibrate the **Vana-Volts** attribute must be used set the values this attribute.

Attribute name	Vana-ServoPwmValue	array size 1	
Function	Used to set or indicate the actual deman negative low voltage generator	d value driving the AFE analog	
Firmware module	PSM	version 2.21	
Description	When the Vana-ServoEnable attribute is current demand (as a percentage) set to the voltage constant at the setpoint.		
	When the Vana-ServoEnable attribute is demand to the PSM voltage generator ci	,	

Usage	Read / Write.			
Address	0x012A			
Calibration	Units Percent SI	ope 1.27	Offset	0.0
Limits Max	imum 100.0 M	inimum 0.0	Default	0.0
Associatio Attribut		Vana-ServoEnable, Vana-SetPo mps.	int, Vana-S	ervoDeadBand,

Hardware

VANA-_ADJ.

Notes This analog low voltage negative power supply is adjustable between the range of -5v and -12v corresponding to the PWM values of 0% to 100%.

Attribute name	Vana-Volts	array size 1
Function	Indicates the instantaneous voltage ger voltage generator	nerated by the PSM analog negative low
Firmware module	PSM	version 2.21
Description	This attribute shows the voltage value of board circuitry before the supply enters	

Usage _F	Read only.			
Address	0x0010			
Calibration	Units Volts	Slope 29.2	Offset	993.0
Limits Maxim	num 0.0	Minimum -34.8	Default	0.0
Associations Attributes	s VanaPowerEnab	le, Vana-ServoEnable, Vana-SetPo Band, Vana-Amps.	oint, Vana-S	ServoPwmValue,
Hardware) LCB:TVANA-,LCB:J6	:15-16.		

Notes The voltage is measured using hardware channel 1 (firmware channel 17) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Vana-Amps	array size 1
Function	Indicates the instantaneous load currer voltage generator	nt seen by the PSM analog negative low
Firmware module	PSM	version 2.21
Description	before the supply is switched onto the	easured by the LCB-MEZ board circuitry

Usage	Read / Write.				
Address	0x0011				
Calibrati	ON Units Milliamps Slope 0.98	Offset	0.0		
Limits	Maximum 600.0 Minimum 0.0	Default	0.0		
Associations Attributes VanaPowerEnable, Vana-ServoEnable, Vana-SetPoint, Vana-ServoPwmValue, Vana-ServoDeadBand, Vana-Volts.					
Hardware LCB:AFE1_TIVANA-, LCB:J6:26, LCB-MEZ:U33:5					
Notes	The current is measured using hardware channel 7 (firmware cha feature of the Virtex FPGA device.	annel 23) of	f the SYSMON		

AFE2 load current is available at the LCB TP2 test point.

Attribute name	VcbPowerEnable	array size 1
Function	Enables the AFE medium voltage analo	g power supply generators
Firmware module	PSM	version 2.21
Description		voltage analog power supply for the AFE by the AFE to supply the clock and bias the demand amplifier (PSM:U27) used in

Usage	Read / Write.				
Address	0x0209				
Calibratio	N Units Bo	olean Slope	1.0	Offset	0.0
Limits Ma	aximum 1.0	Minimu	m 0.0	Default	1.0
Associatio Attrib	utes Vcb+V	olts,Afe1Vcb+Amp	etPoint, Vcb+ServoDeadE s, Afe2Vcb+Amps, Vcb-Se o-ServoPwmValue, Vcb-Vo	ervoÉnable	, Vcb-SetPoint,

Hardware VCB_ENBL, VCB+_ADJ, VCB-_ADJ, VCB_SYNC.

Notes

Attribute name	Vcb+ServoEnable	array size 1
Function	Enables the servo to stabilize the AFE n	nedium voltage positive analog supply.
Firmware module	PSM	version 2.21
Description	When set true the power supply voltage value set to the Vcb+SetPoint attribute.	

Usage	Read / Write.			
Address	0x0149			
Calibratio	N Units Boolean	Slope 1.0	Offset	0.0
Limits Ma	aximum 1.0	Minimum 0.0	Default	1.0
Associatio Attribu	utes VcbPowerEnabl	e, Vcb+ServoEnable, Vcb+SetPoin Value, Vcb+Volts,Afe1Vcb+Amps, /	•	

Hardware

VCB+_ADJ.

Notes

Attribute name	Vcb+SetPoint	array size 1	
Function	Sets the desired operating voltage for the AFE medium voltage positive power supply		
Firmware module	PSM	version 2.21	
Description	With the Vcb+ServoEnable attribute set true, the servo will attempt to maintain the voltage set into this attribute. The purpose of the servo is to control the supply slew rate and to compensate for load and aging effects. The servo has a relatively slow loop response and it is the power supply itself that is designed to maintain voltage stability. The servo merely controls the output voltage and compensates for load losses since the servo feedback is at the point where the supply enters the AFE board.		
Usage Read / Write).		
Address 0x0140			
Calibration Units	Volts Slope 29.6	Offset 0.0	
Limits Maximum 17	7.5 Minimum 10.0	Default 17.5	
Associations Attributes VcbPowerEnable, Vcb+ServoEnable, Vcb+ServoDeadBand, Vcb+ServoPwmValue, Vcb+Volts, Afe1Vcb+Amps, Afe2Vcb+Amps.			
Hardware VCB-	+_ADJ.		
Notes The slope and values this attr	offset values used to calibrate the Vcb+	/olts attribute must be used set the	

Attribute name	Vcb+ServoDeadBand	array size 1
----------------	-------------------	--------------

- **Function** Compensate for the servo quantization error in the servo calculation to prevent servo oscillation.
- Firmware module PSM version 2.21
- **Description** Use this attribute to define a span of voltage about the set point value where the servo will not try to correct the error. The servo depends on voltage feedback that has a certain quantization error. In addition, all servo calculations are done as fixed point arithmetic which adds to the error of the difference between the set point and actual voltage. Setting this attribute to a fraction of a volt will eliminate hunting of the servo.

Usage	Read / Write.			
Address	0x014C			
Calibratio	N Units Volts	Slope 29.6	Offset	0.0
Limits ма	iximum 4.3	Minimum 0.0	Default	0.0
Associatic Attribu	utes VcbPowerEnable	e, Vcb+ServoEnable, Vcb+SetPoint /cb+Amps, Afe2Vcb+Amps.	t, Vcb+Serv	voPwmValue,

- Hardware VCB+_ADJ.
- **Notes** The slope and offset values used to calibrate the **Vcb+Volts** attribute must be used set the values this attribute.

Attribute name	Vcb+ServoPwmValue	array size 1
Function	Used to set or indicate the actual deman medium voltage generator	d value driving the AFE analog positive
Firmware module	PSM	version 2.21
Description	When the Vcb+ServoEnable attribute is current demand (as a percentage) set to the voltage constant at the setpoint.	
	When the Vcb+ServoEnable attribute is demand to the PSM voltage generator ci	

Usage	Read / Write.		
Address	0x014A		
Calibration	Units Percent	Slope 1.27	Offset 0.0
Limits Maxi	imum 100.0	Minimum 0.0	Default 0.0
Associatior Attribute	es VcbPowerEnable	e, Vcb+ServoEnable, Vcb+SetPoin ∕cb+Amps, Afe2Vcb+Amps.	t, Vcb+ServoDeadBand,
Hardwar	re		

Notes This analog medium voltage positive power supply is adjustable between the range of 10v and 17.5v corresponding to the PWM values of 0% to 100%.

More information

VCB+_ADJ.

Attribute name	Vcb+Volts	array size 1
Function	Indicates the instantaneous voltage ger medium voltage generator	nerated by the PSM analog positive
Firmware module	PSM	version 2.21
Description	This attribute shows the voltage value of board circuitry before the supply enters	

Usage	Read only.		
Address	0x0012		
Calibration	Units Volts	Slope 29.4	Offset 0.0
Limits Max	imum 34.8	Minimum 0.0	Default 0.0
Association Attribut Hardwa	es VcbPowerEnable Vcb+ServoDead	e, Vcb+ServoEnable, Vcb+SetPoin Band, Afe1Vcb+Amps, Afe2Vcb+A ::7-8.	

Notes The voltage is measured using hardware channel 2 (firmware channel 20) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Afe1Vcb+Amps	array size 1
Function	Indicates the instantaneous load current from AFE 1 as seen by the PSM analog positive medium voltage generator	
Firmware module	PSM	version 2.21
Description	This attribute shows the current drawn by AFE1 board on the primary analog positive medium voltage generator from the telemetry measured by the LCB-MEZ board circuitry before the supply is switched onto the AFE1 board. This current draw is from the AFE1 board.	

Usage	Read only.			
Address	0x0013			
Calibratio	N Units Milliamps	Slope 1.96	Offset	0.0
Limits Ma	aximum 600.0	Minimum 0.0	Default	0.0
Associations Attributes VcbPowerEnable, Vcb+ServoEnable, Vcb+SetPoint, Vcb+ServoPwmValue, Vcb+ServoDeadBand, Vcb+Volts. Hardware LCB:AFE1_TIVCB+, LCB:J6:28, LCB-MEZ:U25:5				

Notes The current is measured using hardware channel 8 (firmware channel 24) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Afe2Vcb+Amps	array size 1
Function	Indicates the instantaneous load current from AFE 2 as seen by the PSM analog positive medium voltage generator	
Firmware module	PSM	version 2.21
Description	This attribute shows the current drawn by AFE2 board on the primary analog positive medium voltage generator from the telemetry measured by the LCB-MEZ board circuitry before the supply is switched onto the AFE2 board. This current draw is from the AFE2 board.	

Usage	Read only.			
Address	0x0014			
Calibratio	N Units Milliamps	Slope 1.96	Offset	0.0
Limits Ma	aximum 600.0	Minimum 0.0	Default	0.0
Associations Attributes VcbPowerEnable, Vcb+ServoEnable, Vcb+SetPoint, Vcb+ServoPwmValue, Vcb+ServoDeadBand, Vcb+Volts. Hardware LCB:AFE2_TIVCB+, LCB:J6:27, LCB-MEZ:U24:5				

Notes The current is measured using hardware channel 12 (firmware channel 28) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Vcb-ServoEnable	array size 1
Function	Enables the servo to stabilize the AFE medium voltage negative analog supply.	
Firmware module	PSM	version 2.21
Description	When set true the power supply voltage is regulated to try and maintain the value set to the Vcb-SetPoint attribute.	

Usage Re	ead / Write.			
Address ^{0x}	x0159			
Calibration	Units Boolean	Slope 1.0	Offset	0.0
Limits Maxin	mum 1.0	Minimum 0.0	Default	1.0
Associations Attributes VcbPowerEnable, Vcb-SetPoint, Vcb-ServoDeadBand, Vcb-ServoPwmValue, Vcb-Volts, Afe1Vcb-Amps, Afe2Vcb-Amps.				

Hardware VCB-_ADJ.

Notes

Attribute name	Vcb-SetPoint	array size 1			
Function	Sets the desired operating voltage for the AFE medium voltage negative power supply				
Firmware module	PSM	version 2.21			
Description	relatively slow loop response and it is the maintain voltage stability. The servo me	urpose of the servo is to control the load and aging effects. The servo has a ne power supply itself that is designed to			
Usage Read / Write					
Address 0x0150					
Calibration Units Volts Slope 29.4 Offset 995.0					
Limits Maximum -1	7.5 Minimum -10.0	Default -17.5			
Associations Attributes VcbPowerEnable, Vcb-ServoEnable, Vcb-ServoDeadBand, Vcb-ServoPwmValue, Vcb-Volts, Afe1Vcb-Amps, Afe2Vcb-Amps.					
Hardware VCB-	_ADJ.				
Notes The slope and values this attr	offset values used to calibrate the Vcb-V ibute.	olts attribute must be used set the			

Attribute name	Vcb-ServoDeadBand	array size	1	
----------------	-------------------	------------	---	--

- **Function** Compensate for the servo quantization error in the servo calculation to prevent servo oscillation.
- Firmware module PSM version 2.21
- **Description** Use this attribute to define a span of voltage about the set point value where the servo will not try to correct the error. The servo depends on voltage feedback that has a certain quantization error. In addition, all servo calculations are done as fixed point arithmetic which adds to the error of the difference between the set point and actual voltage. Setting this attribute to a fraction of a volt will eliminate hunting of the servo.

Usage	Read / Write.			
Address	0x015C			
Calibration	N Units Volts	Slope 29.4	Offset	0.0
Limits Max	ximum 4.3	Minimum 0.0	Default	0.0
Associations Attributes VcbPowerEnable, Vcb-ServoEnable, Vcb-SetPoint, Vcb-ServoPwmValue, Vcb- Volts, Afe1Vcb-Amps, Afe2Vcb-Amps.				

Hardware

VCB-_ADJ.

Notes The slope value used to calibrate the **Vcb-Volts** attribute must be used set the values this attribute.

Attribute name	Vcb-ServoPwmValue	array size 1
Function	Used to set or indicate the actual deman negative medium voltage generator	nd value driving the AFE analog
Firmware module	PSM	version 2.21
Description	When the Vcb-ServoEnable attribute is current demand (as a percentage) set to the voltage constant at the setpoint.	
	When the Vcb-ServoEnable attribute is to the PSM voltage generator circuitry.	set false, this attribute sets the demand

Usage	Read / Write.			
Address	0x015A			
Calibration	Units Percent	Slope 1.27	Offset	0.0
Limits Max	kimum 100.0	Minimum 0.0	Default	0.0
Associatio	ns			

Associations

Attributes VcbPowerEnable, Vcb-ServoEnable, Vcb-SetPoint, Vcb-ServoDeadBand, Vcb-Volts, Afe1Vcb-Amps, Afe2Vcb-Amps.

Hardware

VCB-_ADJ.

Notes This analog medium voltage negative power supply is adjustable between the range of -10.0v and -17.5v corresponding to the PWM values of 0% to 100%.

Attribute name	Vcb-Volts	array size) 1
Function	Indicates the instantaneous voltage ger medium voltage generator	nerated by the P	SM analog negative
Firmware module	PSM	version	2.21
Description	This attribute shows the voltage value of board circuitry before the supply enters		

Usage Rea	ad only.			
Address 0x0	0015			
Calibration Un	iits Volts	Slope 29.4	Offset	995.0
Limits Maximur	n 0.0	Minimum -34.8	Default	0.0
Associations Attributes Hardware	VcbPowerEnabl ServoDeadBand LCB:TVCB-,LCB:J6:		, Vcb-Servc	oPwmValue, Vcb-

Notes The voltage is measured using hardware channel 3 (firmware channel 19) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Afe1Vcb-Amps	array size 1
Function	Indicates the instantaneous load currer medium voltage generator	nt seen by the PSM analog negative
Firmware module	PSM	version 2.21
Description	medium voltage generator from the tele	by AFE1 on the primary analog negative emetry measured by the LCB-MEZ board onto the AFE board. This current draw is

Usage Read of	only.			
Address 0x0016	6			
Calibration Unit	ts Milliamps	Slope 1.96	Offset	0.0
Limits Maximum	600.0	Minimum 0.0	Default	0.0
Associations Attributes Hardware	ServoDeadBan	ole, Vcb-ServoEnable, Vcb d, Vcb-Volts. , LCB:J6:30, LCB-MEZ:U20:5	-SetPoint, Vcb-ServoF	PwmValue, Vcb-

Notes The current is measured using hardware channel 9 (firmware channel 25) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Afe2Vcb-Amps	array size 1
Function	Indicates the instantaneous load currer medium voltage generator	nt seen by the PSM analog negative
Firmware module	PSM	version 2.21
Description	medium voltage generator from the tele	by AFE2 on the primary analog negative emetry measured by the LCB-MEZ board onto the AFE board. This current draw is

Usage Read	only.			
Address 0x001	7			
Calibration Uni	ts Milliamps	Slope 1.96	Offset	0.0
Limits Maximum	600.0	Minimum 0.0	Default	0.0
Associations Attributes Hardware	ServoDeadBand	le, Vcb-ServoEnable, Vcb d, Vcb-Volts. LCB:J6:29, LCB-MEZ:U17:5	-SetPoint, Vcb-Servo	PwmValue, Vcb-

Notes The current is measured using hardware channel 13 (firmware channel 29) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Vhv+Volts	array size 1		
Function	Indicate the primary power supply vogenerator.	oltage for the positive high voltage		
Firmware module	PSM	version 2.21		
Description	The positive high voltage generator supplies the potential to power the high voltage bias amplifiers used to bias the detector drains in N-Channel operation. Under these conditions the supply should be approximately +32v.			
		et = 1), this should be approximately +5.0v. voltage bias amplifier output transistors put.		
	The positive and negative high volta the medium voltage generators using	age generators are enabled in common with g the VbbPowerEnable attribute.		
Usage Read only.				
Address ^{0x0018}				
Calibration Units	Volts Slope 29.4	Offset 0.0		
Limits Maximum 3	4.8 Minimum 0.0	Default 0.0		
Associations Attributes VcbPowerEnable, Afe1Vhv+Amps, Afe2Vhv+Amps.				
Hardware LCB	:TVHV+, LCB:J6:10			
	age generators are not adjustable. Loca sing LDO linear devices.	al regulation is provided on the separate		
	s measured using hardware channel 4 (Virtex FPGA device.	firmware channel 20) of the SYSMON		

More information

Attribute declaration

Attribute name	Afe1Vhv+Amps	array size	1
Function	Indicate the current from the positive hi the AFF 1 board	gh voltage supply	y being consumed by
Firmware module	PSM	version	2.21
Description	This is the current drawn on the positive board. The measurement is taken from needs to be powered (PwrUpAfeSupp	the LCB-MEZ ci	rcuitry. The AFE board

Usage R	ead only.			
Address ⁰²	x0019			
Calibration	Units Milliamps Slo	ope 4.12	Offset	0.0
Limits Maxin	mum 600.0 M i	inimum 0.0	Default	0.0
Association Attribute		Vhv+Volts.		
Hardward	e LCB:AFE1_TIVHV+, LCB:	:J5:10, LCB-MEZ:U12:5		

Notes The current is measured using hardware channel 10 (firmware channel 26) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Afe2Vhv+Amps	array size) 1
Function	Indicate the current from the positive his the AFE 2 board.	gh voltage suppl	ly being consumed by
Firmware module	PSM	version	2.21
Description	This is the current drawn on the positive board. The measurement is taken from needs to be powered (PwrUpAfeSupp	the LCB-MEZ c	ircuitry. The AFE board

Usage	Read only.		
Address	0x001A		
Calibration	Units Milliamps Slope 4.12	Offset	0.0
Limits Max	timum 600.0 Minimum 0.0	Default	0.0
Associatio Attribut	PwrUpAfeSupplies, Vhv+Volts.		
Hardwa	ITE LCB:AFE2_TIVHV+, LCB:J5:9, LCB-MEZ:U13:5		

Notes The current is measured using hardware channel 14 (firmware channel 30) of the SYSMON feature of the Virtex FPGA device.

Attribute	name	Vhv-Volts	5		array size	e	1
Function		Indicate the generator.	primary	power supply volta	ge for the nega	tive ł	nigh voltage
Firmware	module	PSM			version	2.	21
Description		In P-Channel mode (VhvPolaritySlct = 1), the negative high voltage generator supplies the potential to power the high voltage bias amplifiers used to bias the detector drains in P-Channel operation. Under these conditions the supply should be approximately -32v.					
		In N-Channel mode (VhvPolaritySIct = 0), this supply should be read approximately -5.0v. This potential is to prevent the high voltage bias amplifier output transistors saturating at or near a zero volts output.					
			gative high voltage generators using th	•		bled in common with e attribute.	
Usage	Read only.						
Address	0x001B						
Calibratio	ON Units	Volts	Slope	29.3	Offse	et	968.0

Limits	Maximum	0.0	Minimum	-34.8	Default	0.0

Associations

Attribute declaration

Attributes VcbPowerEnable, Afe1Vhv-Amps, Afe2Vhv-Amps.

Hardware LCB:TVHV-, LCB:J6:12

Notes The high voltage generators are not adjustable. Local regulation is provided on the separate AFE boards using LDO linear devices.

The voltage is measured using hardware channel 5 (firmware channel 21) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Afe1Vhv-Amps	array size 1
Function	Indicate the current from the negative h the AFE 1 board.	igh voltage supply being consumed by
Firmware module	PSM	version 2.21
Description	This is the current drawn on the negative high voltage supply by the AFE 1 board. The measurement is taken from the LCB-MEZ circuitry. The AFE board needs to be powered (PwrUpAfeSupplies = 1) up to register the correct value.	

Usage R	Read only.			
Address ⁰	0x001C			
Calibration	Units Milliamps	Slope 4.12	Offset	0.0
Limits Maxi	mum 600.0	Minimum 0.0	Default	0.0
Association Attribute		es, Vhv-Volts.		
Hardwar		CB:J5:12, LCB-MEZ:U4:5		

Notes The current is measured using hardware channel 11 (firmware channel 27) of the SYSMON feature of the Virtex FPGA device.

Attribute name	Afe2Vhv-Amps	array size 1
Function	Indicate the current from the negative h the AFE 2 board.	igh voltage supply being consumed by
Firmware module	PSM	version 2.21
Description	This is the current drawn on the negative high voltage supply by the AFE 2 board. The measurement is taken from the LCB-MEZ circuitry. The AFE board needs to be powered (PwrUpAfeSupplies = 1) up to register the correct value.	

Usage	Read only.		
Address	0x001D		
Calibratio	N Units Milliamps Slope 4.12	Offset	0.0
Limits Ma	aximum 600.0 Minimum 0.0	Default	0.0
Associatio Attribu			
Hardw	LCB:AFE2_TIVHV-, LCB:J5:11, LCB-MEZ:U7:5		

Notes The current is measured using hardware channel 15 (firmware channel 31) of the SYSMON feature of the Virtex FPGA device.

Attribute name	VbbPowerEnable	array size 1		
Function	Enables the detector backside bias volta	ge generator		
Firmware module	PSM	version 2.21		
Description	When this attribute is true the high voltage backside bias supply (Vbb) is enabled. Not ethta this supply, if used, is connected directly to the detector i.e. it does not have a separate "bias enable" attribute that isolates the supply from the detector.			
		To enable Vbb the VcbPowerEnable supply must be enabled since it supplies the demand amplifier (PSM:U27) potential.		
	When VhvPolaritySlct = 0 the Vbb supp VhvPolaritySlct = 1 the Vbb supply pote			
Usage Read / Write. Address 0x0204				
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0		
Limits Maximum 1.0) Minimum 0.0	Default 1.0		
Associations Attributes VcbPowerEnable, VhvPolaritySlct, VbbServoEnable, VbbSetPoint, VbbServoDeadBand, VbbServoPwmValue, VbbVolts.				
Hardware LCB:VBB_ENBL, LCB:VBB_ADJ, LCB:P1:11, LCB:P1:12, VHV_SYNC, LCB:P1:46, LCB:VHV_POL_SLCT, LCB:P1:45.				

Notes

Attribute name	VbbServoEnable	array size	1
Function	Enables the servo to stabilize the detect	or backside bias	s voltage generator
Firmware module	PSM	version	2.21
Description	When set true the power supply voltage value set to the VbbSetPoint attribute.	is regulated to t	ry and maintain the

Usage R	Read / Write.			
Address 0	x0169			
Calibration	Units Boolean	Slope 1.0	Offset	0.0
Limits Maxin	mum 1.0	Minimum 0.0	Default	1.0
Association Attribute		e, VhvPolaritySlct, VbbSetPoint, Vl alue, VbbVolts.	obServoDe	adBand,
Hardwar	e LCB:VBB_ADJ, LCB	:P1:12.		

Notes

Attribute name	VbbSetPoint	array size 1		
Function	Sets the desired operating voltage for th generator	ne detector backside bias voltage		
Firmware module	PSM	version 2.21		
Description	Description With the VbbServoEnable attribute set true, the servo will attempt to mathe voltage set into this attribute. The purpose of the servo is to control the supply slew rate and to compensate for load and aging effects. The server relatively slow loop response and it is the power supply itself that is design maintain voltage stability. The servo merely controls the output voltage a compensates for load losses since the servo feedback is at the point whe supply enters the AFE board.			
Usage Read / Write	? .			
Address 0x0160				
Calibration Units	Volts Slope 25.68	Offset 2041.6		
Limits Maximum 80	0.0 Minimum -80.0	Default 0.0		
Associations Attributes VcbPowerEnable, VhvPolaritySlct, VbbServoEnable, VbbServoDeadBand, VbbServoPwmValue, VbbVolts.				
Hardware LCB	:VBB_ADJ, LCB:P1:12.			
Notes The slope and values this att	l offset values used to calibrate the VbbVc ribute.	blts attribute must be used set the		

Attribute name	VbbServoDeadBand	array size 1
----------------	------------------	--------------

- **Function** Compensate for the servo quantization error in the servo calculation to prevent servo oscillation.
- Firmware module PSM version 2.21
- **Description** Use this attribute to define a span of voltage about the set point value where the servo will not try to correct the error. The servo depends on voltage feedback that has a certain quantization error. In addition, all servo calculations are done as fixed point arithmetic which adds to the error of the difference between the set point and actual voltage. Setting this attribute to a fraction of a volt will eliminate hunting of the servo.

Usage	Read /	Write.				
Address	0x016C	;				
Calibratio	n Units	s Volts	Slope	25.68	Offset	0.0
Limits Ma	aximum	4.9	Minimu	im 0.0	Default	0.0
Associatio Attribu Hardw	utes	VcbPowerEnable VbbServoPwmVa LCB:VBB_ADJ, LCB:	alue, Vbb	laritySlct, VbbServoEnable oVolts.	e, VbbSetP	'oint,

Notes The slope value used to calibrate the **VbbVolts** attribute must be used set the values this attribute.

Attribute name	VbbServoPwmValue	array size 1	
Function	Used to set or indicate the actual deman bias voltage generator	d value driving the detector backside	
Firmware module	PSM	version 2.21	
Description	When the VbbServoEnable attribute is set true, this attribute indicates the current demand (as a percentage) set to the PSM voltage generator to maintain the voltage constant at the setpoint.		
	When the VbbServoEnable attribute is to the PSM voltage generator circuitry.	set false, this attribute sets the demand	

Usage Re	ead / Write.			
Address ⁰	(016A			
Calibration u	nits Percent	Slope 1.27	Offset	0.0
Limits Maximu	Im 100.0	Minimum 0.0	Default	0.0
Associations Attributes VcbPowerEnable, VhvPolaritySlct, VbbServoEnable, VbbSetPoint, VbbServoDeadBand, VbbVolts.				
Hardware	LCB:VBB_ADJ, LCB	:P1:12.		

Notes The detector backside bias voltage generator is adjustable between the range of 0v to +/-80v corresponding to the PWM values of 0% to 100%. The polarity of the supply depends on the **VhvPolaritySlct** attribute value.

Attribute name	VbbVolts	array size 1
Function	Indicates the instantaneous voltage of t generator	he detector backside bias voltage
Firmware module	PSM	version 2.21
Description	This attribute shows the voltage value of UTIL board. The detector backside bias detector via a direct route from the PSM ADC mounted in the filter circuit for this means that if the controller does not ha bench, a misleading value of –79v will b	s voltage is directly connected to the A. The telemetry is supplied by a small s supply on the TSM-UTIL board. This we a TSM attached (i.e. it is on the

Usage	Read only.			
Address	0x0022			
Calibratio	DN Units Volts	Slope 25.68	Offset 2041.6	
Limits w	laximum 80.0	Minimum -80.0	Default 0.0	
Associations Attributes VcbPowerEnable, VhvPolaritySlct, VbbServoEnable, VbbSetPoint, VbbServoDeadBand, VbbServoPwmValue.				
Hardware PSM:VBB_SRC, PSM:J2:23, TSM-UTIL:U13, LCB:TSM_SCL_SRC, LCB:TSM_SDA_SRC, LCB:TSM_SDA_SENSE,				
Notes	The voltage is measured by the TSM I2C interface signate		board. Telemetry data is read via	

Attribute name	MemPowerEnable	array size 1	
Function	Enables power to the LCB image buffer memory device (U31).		
Firmware module	PSM	version 2.21	
Description	The LCB Image Buffer Memory is a DDR2 ram which requires a 1.8v power supply. This device consumes approximately 1.8 Watts of power. If the image buffer is not being used (i.e. PIX Attribute StreamModeEnable = 1) then this device can be powered down to save power and heat dissipation.		

Usage	Read / Write.			
Address	0x020C			
Calibratio	n Units Boolean	Slope 1.0	Offset	0.0
Limits Ma	aximum 1.0	Minimum 0.0	Default	1.0
Associati				

Attributes	StreamModeEnable, WrtBuffrDataValue, WrtBuffrIncValue, WrtBuffrLength,
	WrtBuffrOrigin, ReadBuffrIncValue, ReadBuffrLength, ReadBuffrOrigin,
	BlkWrtToBuffr, BlkReadFromBuffr.

Hardware

LCB:U37

Notes

Attribute name	VccAmps	array size 1	
Function	Indicates the current of the Vcc suppy consumed by the LCB.		
Firmware module	PSM	version 2.21	
Description	The LCB requires a single 3.3v supply (consumed by the LCB.	Vcc). This attribute indicates the current	

Usage	Read only.			
Address	0x000D			
Calibration	Units Amps	Slope 393.0	Offset	0.0
Limits Max	imum 5.0	Minimum 0.0	Default	0.0
Associatio Attribut				
Hardwa	re LCB:U60, LCB:IP33I	D.		

Notes The current is measured using dedicated hardware channel **vpo-vno** (firmware channel 3) of the SYSMON feature of the Virtex FPGA device.

Attribute name	DetectorTemp1	array size	• 1
Function	Indicate the temperature seen by the de	tector temperat	ure sensor 1
Firmware module	PSM	version	2.21
Description	The TSM-UTIL board has provision to re sensors are normally used to control the perhaps to monitor cryogen tank levels. temperature of sensor number 1.	e detector tempe	erature itself and

Usage Read	only.			
Address ^{0x002}	20			
Calibration Uni	i ts Kelvin	Slope 16.0	Offset	0.0
Limits Maximum	1 500.0	Minimum 0.0	Default	0.0
Associations Attributes	None.			
Hardware	LCB:P1:9, LCB:TEM	IP_1.		

Notes LCB:TEMP_1 is a square wave signal generated by the TSM_UTIL board. The firmware measures the frequency of this square wave to determine temperature. The expected frequency from the TSM_UTIL board 500 Hz per Deg. Kelvin.

If the input signal is beyond the bounds of reasonable frequency range, a value of 512K (8191) is set to the attribute. The bounds are 20K (10KHz) for the lower limit and 423K (211.5KHz) for the upper limit.

Attribute name	DetectorTemp2	array size 1
Function	Indicate the temperature seen by the de	etector temperature sensor 2
Firmware module	PSM	version 2.21
Description	The TSM-UTIL board has provision to resensors are normally used to control the perhaps to monitor cryogen tank levels. temperature of sensor number 2.	e detector temperature itself and

Usage Read of	only.			
Address ^{0x002}	1			
Calibration Unit	t <mark>s</mark> Kelvin	Slope 16.0	Offset	0.0
Limits Maximum	500.0	Minimum 0.0	Default	0.0
Associations Attributes	None.			
Hardware	LCB:P1:10, LCB:TEN	MP_2.		

Notes LCB:TEMP_2 is a square wave signal generated by the TSM_UTIL board. The firmware measures the frequency of this square wave to determine temperature. The expected frequency from the TSM_UTIL board 500 Hz per Deg. Kelvin.

If the input signal is beyond the bounds of reasonable frequency range, a value of 512K (8191) is set to the attribute. The bounds are 20K (10KHz) for the lower limit and 423K (211.5KHz) for the upper limit.

Attribute name	FpgaTemp	array size 1
Function	Indicates the internal operating tempera	ture of the FPGA (U27).
Firmware module	PSM	version 2.21
Description	The Virtex 5 FPGA provides various tele the actual temperature of the FPGA die	

Usage R	Read only.			
Address ⁰	0x0000			
Calibration	Units Deg C.	Slope 2.03	Offset	555.0
Limits Maxi	mum 230.0	Minimum -273.0	Default	0.0
Associatior Attribute				
Hardwar	re None.			

Notes This attribute shows the result from firmware channel 0 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Attribute name	FpgaTempMax	array size 1
Function	Indicates the maximum measured opera	ating temperature of the FPGA (U27).
Firmware module	PSM	version 2.21
Description	The Virtex 5 FPGA provides various tele the maximum temperature reached by t package. This measurement is historica the FPGA.	

Usage Read of	only.				
Address 0x000	5				
Calibration Unit	ts Deg C.	Slope 2	.03	Offset	555.0
Limits Maximum	230.0	Minimum	-273.0	Default	0.0
Associations Attributes	None.				
Hardware	None.				

Notes This attribute shows the result from firmware channel 32 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Attribute name	FpgaTempMin	array size 1
Function	Indicates the minimum measured opera	ting temperature of the FPGA (U27).
Firmware module	PSM	version 2.21
Description		
Usage Read only.		

Address 0x0008

Calibration Units	Deg C.	Slope 2.03	Offset	555.0
Limits Maximum	230.0	Minimum -273.0	Default	0.0

Associations

Attributes None.

Hardware

None.

Notes This attribute shows the result from firmware channel 36 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Attribute name	FpgaVRefN	array size 1
Function	Indicates the FPGA (U27) calibration va the Vref- voltage.	alue used by the SYSMON module for
Firmware module	PSM	version 2.21
Description	The Virtex 5 FPGA provides various tel the value measured as the SYSMON A reference.	emetry values. This attribute indicates DC calibration reference for the negative

Usage	Read only.			
Address	0x0004			
Calibratio	n Units Volts	Slope 341.33	Offset	0.0
Limits ма	ximum 3.0	Minimum 0.0	Default	0.0
Associatio Attribu				
Hardw	LCB:R16			

Notes This attribute shows the result from firmware channel 5 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Normal value is 0.0 volts.

Attribute name	FpgaVRefP	array size 1
Function	Indicates the FPGA (U27) calibration vathe Vref+ voltage.	alue used by the SYSMON module for
Firmware module	PSM	version 2.21
Description	The Virtex 5 FPGA provides various tel the value measured as the SYSMON A reference.	emetry values. This attribute indicates DC calibration reference for the positive

Usage Read	only.				
Address ^{0x000}	3				
Calibration Uni	ts Volts	Slope 3	41.33	Offset	0.0
Limits Maximum	3.0	Minimum	0.0	Default	0.0
Associations Attributes	None.				
Hardware	LCB:U9, LCB:TP15	, LCB AVDD su	pply		
	11 . I				

Notes This attribute shows the result from firmware channel 4 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Normal value is 2.5 volts

Attribute name	FpgaVccAux	array size	1
Function	Indicates the voltage seen on the VccAux supply by the FPGA.		
Firmware module	PSM	version	2.21
Description	The VccAux supply is used internally by (SYSMON, PLL oscillators, etc.).	the FPGA for a	nalog functions

Usage	Read / Write.			
Address	0x0002			
Calibratio	N Units Volts Slope	3 41.33	Offset	0.0
Limits M	aximum 3.0 Minir	mum 0.0	Default	0.0
Associati Attrib				
Hardv	/are LCB:U83, LCB:TP8, LCB +2.5	5 v supply		
Notes	This attribute shows the result from) firmware channel 2 of the S	YSMON mo	dule Th

Notes This attribute shows the result from firmware channel 2 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Normal value is 2.5 volts.

Attribute name	FpgaVccAuxMax	array size 1
Function	Indicates the maximum voltage seen on	the VccAux supply by the FPGA.
Firmware module	PSM	version 2.21
Description	The VccAux supply is used internally by (SYSMON, PLL oscillators, etc.). This may FPGA reboot event.	

Usage Read	l only.			
Address ^{0x00}	07			
Calibration Ur	hits Volts	Slope 341.33	Offset	0.0
Limits Maximur	m 3.0	Minimum 0.0	Default	0.0
Associations Attributes	None.			
Hardware	LCB:U83, LCB:TP8,	, LCB +2.5V supply		

Notes This attribute shows the result from firmware channel 34 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Attribute name	FpgaVccAuxMin	array size 1
Function	Indicates the minimum voltage seen on t	he VccAux supply by the FPGA.
Firmware module	PSM	version 2.21
Description	The VccAux supply is used internally by (SYSMON, PLL oscillators, etc.). This m FPGA reboot event.	

Usage Read	l only.			
Address ^{0x000}	AC			
Calibration Un	iits Volts	Slope 341.33	Offset	0.0
Limits Maximur	n 3.0	Minimum 0.0	Default	0.0
Associations Attributes	None.			
Hardware	LCB:U83, LCB:TP8,	LCB +2.5V supply		

Notes This attribute shows the result from firmware channel 38 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Attribute name	FpgaVccInt	array size 1
Function	Indicates the voltage seen on the VccIn	t supply by the FPGA.
Firmware module	PSM	version 2.21
Description	The VccInt supply is used by the FPGA	for all internal logic functions.

Usage Read	Only.			
Address ^{0x000})1			
Calibration Uni	its Volts	Slope 341.33	Offset	0.0
Limits Maximum	n 3.0	Minimum 0.0	Default	0.0
Associations Attributes	None.			
Hardware	LCB:U20, LCB:TP1	0, +1.0V supply		
Notoc This stu	ila da alcana de aca			duda Th

Notes This attribute shows the result from firmware channel 1 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Nominal value is 1.00 volts.

Attribute name	FpgaVccIntMax	array size 1	
Function	Indicates the maximum voltage seen on	the VccInt supply by the FPGA.	
Firmware module	PSM	version 2.21	
Description	The VccInt supply is used by the FPGA for all internal logic functions.		
	This measurement is historical from the last FPGA reboot event.		

Usage Read	d only.		
Address ^{0x00})06		
Calibration U	nits Volts	Slope 341.33	Offset 0.0
Limits Maximu	m 3.0	Minimum 0.0	Default 0.0
Associations Attributes	None.		
Hardware	LCB:U20, LCB:TP	10, +1.0V supply	

Notes This attribute shows the result from firmware channel 33 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Attribute name	FpgaVccIntMin	array size 1	
Function	Indicates the minimum voltage seen on	the VccInt supply by the FPGA.	
Firmware module	PSM	version 2.21	
Description	The VccInt supply is used by the FPGA for all internal logic functions.		
	This measurement is historical from the last FPGA reboot event.		

Usage Read	only.				
Address ^{0x000}	9				
Calibration Uni	i ts Volts	Slope 341	1.33	Offset	0.0
Limits Maximum	3.0	Minimum	0.0	Default	0.0
Associations Attributes	None.				
Hardware	LCB:U20, LCB:TP10), +1.0V supply			

Notes This attribute shows the result from firmware channel 37 of the SYSMON module. This channel is internal to the Virtex FPGA device.

Configuration Services Module (CFG) Attributes

The Clock services firmware is a Wishbone master/slave module connected to the FPGA internal Wishbone bus. It has a Wishbone module address value of 0x04. The attributes of this module control the reading of the temperature telemetry and serial number devices on each hardware module, the reading and writing of the hardware eeprom storage devices on each hardware module, the control of the shutter and pre-flash functions, and implements a programmable sequencer for the control and readout of detectors.

Attribute name	CfgResetCmd	array size 1		
Function	Provides a local reset to the CFG firmware module			
Firmware module	CFG	version 2.20		
DescriptionWriting a value of 1.0 (true) to this attribute resets the internal functions of the configuration services control firmware. This action sets the default conditions as follows: TempScanEnable = 1, TempScanPeriod = 300, ShutterEnable = 1, ShutterOpenCmd = 0, PreflashEnable = 1, PreflashOnCmd = 0, ShutterForceStatus = 1, SeqEnable = 0, DhelsSlave = 0, PauseExposure = 0, IntegrationTime = 0.				
Usage Write only.				
Address 0xFFFE				
Calibration Units	Boolean Slope 1.0	Offset 0.0		
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0		
Associations				

ASSOCIATIONS Attributes

TempScanEnable, TempScanPeriod, ShutterEnable, ShutterOpenCmd, PreflashEnable, PreflashOnCmd, ShutterForceStatus, SeqEnable, DhelsSlave, PauseExposure, IntegrationTime.

Hardware

Notes

Attribute name	CfgCodeld	array size 1		
Function	Returns the CFG Module firmware revision level value			
Firmware module	CFG	version 2.20		
Description	Reading this attribute provides the firmware revision level of this module as a major revision level with two decimal places. Major level revision codes are used to describe application levels (e.g. 1.xx indicates development code, 2.xx are CCD production code versions, 3.xx is IR camera production code, etc.). Semi-major code changes (i.e. the first decimal) generally incorporate functional changes that require software (assimilate tool) to be used to extract new attribute values and/or incorporate new functionality (e.g. incorporation of a new image buffer scheme, etc.). Minor revision levels are for bug fixes and/or enhancements without affecting functionality.			
Usage Read only.				
Address 0xFFFF				
Calibration Units	Revision Slope 100.0	Offset 2.20		
Limits Maximum 65	5.35 Minimum 0.0	Default 0.0		
Associations Attributes None.				
Hardware None	e.			

Notes

Attribute name	CfgModuleId	array size 1	
Function	Returns the function code of the CFG module to confirm its presence.		
Firmware module	CFG	version 2.20	
Description	Reading this attribute enables any interrogating device to confirm the presence of this module at the given module select address. The constant assigned to the CLK identification attribute has the value 203. Values between 100 and 199 represent MONSOON Orange hardware module identity codes. Values between 200 and 299 represent MONSOON Torrent firmware module		
	identity codes.		
Usage Read only			
Address OxFFFE			
Calibration Units	Ident Slope 1.0	Offset 0.0	
Limits Maximum 65	5535.0 Minimum 0.0	Default 203.0	

Associations Attributes

Hardware

None.

None.

Notes

Attribute name	CfgModInStatus	array size 1	
Function	Returns the System status word as seen by the module		
Firmware module	CFG	version 2.20	
Description	The system status word is defined by the interconnect system of the Wishbone bus that interconnects all firmware modules internal to the FPGA. This status word is broadcast to each module and is used to convey state information concerning the configuration and functional state of the controller.		

Usage	Read only.				
Address	0xFFFD				
Calibration	Units Boolean Slope 1.0	Offset	0.0		
Limits Max	imum 0xffffffff Minimum 0.0	Default	0.0		
Associations Attributes LCBModOutStatus, PSMModOutStatus, CFGModOutStatus, PIXModOutStatus, AFEModOutStatus, CIkModOutStatus.					
Hardwa	re See the Wiki page link given below.				

Notes

More information

See http://www.noao.edu/wiki/index.php/Firmware_Topics-Wishbone_system_status_signal_assignment

Attribute name	CfgModOutStatus	array size 1
Function	Provides local status information of	on the CFG module state
Firmware module	CFG	version 2.20
Description	module. In this firmware revision th Bit Significance Bit Sig 0 ReadoutActive 1 AF	ditional state information internal to the CFG ne bit significance of this attribute is: gnificance Bit Significance E0_ModuleDetect 2 AFE1_ModuleDetect ameStart 5 LineStart usGrantReg 27:24 BusErrorReg
Usage Read only.		
Address 0xFFFC		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum Ox	fffffff Minimum 0.0	Default 0.0
Associations Attributes Dhe	IsSlave	
Hardware None	Э.	
Notes		

See the module CfgRegisterControl_Ver220.vhd in the //{Torrent root}/Xilinx/ModuleBuilds/CFG_Services_Ver220 directory.

Attribute name	mcbControl	array size 1		
Function	Provide compatibility to MONSOON Orange sequencer control word			
Firmware module	CFG	version 2.20		
Description	This attribute combines several independent attributes into one control word. It is defined to provide backwards compatibility to MONSOON Orange software systems. The separate fields in this attribute need to be used with the RDMSKWRT keyword in their access method in the .csv config file. This keyword allows individual fields to be written without disturbing adjacent fields by first reading the attribute, masking the result, changing the field value, and OR'ing the result back to the read value before writing back to the attribute i.e. read-mask-write operation. The independent fields are: Bit Significance Bit Significance Bit Significance 0 SeqEnable 1 PauseExposure 3:2 SeqClkDivide 4 DhelsSlave 15:8 SyncDelay			
Usage Read / write using RDMSKWRT protocol.				
Address 0xFFFB				
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0		
Limits Maximum 0x	ffff Minimum 0.0	Default 0.0		
Associations Attributes Seq	Enable, PauseExposure, SeqClkDivide,	DhelsSlave, SyncDelay		
Hardware				

Attribute name	IntegrationTime	array size 1
Function	Sets the required integration time.	
Firmware module	CFG	version 2.20
Description	Sets the target integration time to comparint the sequencer (actualIntegrationTi by the sequencer by writing two code we These codes enable and disable the time time set by this attribute the bit in the set is set. These bits can be tested in the sequence exposure.	me). The integration timer is controlled ords to the EFR register (SeqEFR). her. When the timer reaches the target equencer command register (SeqCmds)
Usage Read / writ	e.	
Address 0x0000		
Calibration Units	Millisec. Slope 1.0	Offset 0.0
Limits Maximum 42	94967295.0 <mark>Minimum</mark> 0.0	Default 0.0
Associations Attributes Actu	alIntegrationTime, CfgResetCmd.	
Hardware		

Notes The value of this attribute can be adjusted while the sequencer timer is running to prolong or shorten the required exposure time.

Attribute name	TempScanEnable	array size 1
Function	Enables temperature telemetry scannin	ıg
Firmware module	CFG	version 2.20
Description	When this attribute is true, the internal logic will scan the hardware temperature sensors on a periodic basis as set by the TempScanPeriod attribute. The data from each scan is available in the individual attributes associated with hardware temperature telemetry. This attribute must be set true if the internal DHE temperature control servo is enabled (VfanServoEnable) in the PSM module and the FPGA temperature sensor for Vfan control is <i>not</i> selected as the servo feedback source (i.e. the LCB or AFE sensors are being used to sense the DHE temperature for the servo) or if the backside bias (Vbb) supply servo is active (VbbPowerEnable , VbbServoEnable).	
Usage Read / wri	ite.	
Address 0x0010		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 1.	0 Minimum 0.0	Default 1.0
Lcb Tsn	npScanPeriod, VfanServoEnable, VfanT Temperature2, PsmTemperature1, Psm nTemperature2, Afe1Temperature1, Afe 2Temperature2, VbbPowerEnable,VbbS	nTemperature2, TsmTemperature1, e1Temperature2, Afe2Temperature1,

Notes The hardware temperature sensors are part of the individual I2C buses on each hardware module. Scanning is done by reading the two temperature sense devices attached to each active (i.e. detected) I2C bus. The firmware reads a 10-bit value which corresponds to a full scale range of +/-127 Deg. C. with 0.25 Deg. C. resolution. Note that the operating temperature of the DHE is constrained to be much less than this measurement range !

Attribute name	TempScanPeriod	array size 1
Function	Sets the scan interval to read values fro	m the hardware temperature sensors
Firmware module	CFG	version 2.20
Description	When the temperature scanning is enable period between individual scans. Nomin the DHE Temperature servo control is a is not the FPGA internal temperature se VfanTempSensorSlct) or if the backsid (VbbPowerEnable,VbbServoEnable).	ctive and the servo temperature sensor ensor (attributes VfanServoEnable ,

Usage	Read / Write.			
Address	0x0011			
Calibration	Units Millisec.	Slope 1.0	Offset	0.0
Limits Max	imum 1023.0	Minimum 0.0	Default	300.0
Association: Attribut Hardwa	TempScanEnabl LcbTemperature TsmTemperature Afe2Temperature	e, VfanServoEnable, VfanTempSer 2, PsmTemperature1, PsmTemper e2, Afe1Temperature1, Afe1Tempe e2, VbbPowerEnable,VbbServoEna	ature2, Tsr rature2, Af	nTemperature1,

Notes The temperature scans are suspended if the ReadoutActive flag is being used by the sequencer to indicate when a 'lowest noise' state is required (see details on the **SeqEFR** attribute). However, note that if a scan is in progress when the ReadoutActive flag is set true, the scan will continue until the sensors have been read. This does not necessarily mean that interference with the readout process will occur, but be aware that some I2C activity may continue for a short time after the flag has been set.

Attribut	e name	Detectl2CBus		array size	1
Functio	n	Initiates a search for attached I2C buses.			
Firmwar	e module	CFG		version ² .	.20
Descript	ion	This process is run automatically when the DHE is powered up. This attribute can be used to determine the presence (or lack) of the hardware modules.There is an independent I2C bus, attached and mastered by the FPGA, on each LCB, TSM, PSM and AFE board (module). When this attribute is set true, the logic will scan the hardware with a specific sequence to identify the hardware configuration of the DHE.When read, this attribute provides bit-position value that indicates the hardware configuration of the DHE. The bit significance is:BitSignificanceBitSignificance0LCB Present(*)1PSM Present2TSM Present3AFE1 Present4AFE2 Present(*)Always true.			
Usage	Read / wri		hich hardware modu	les are present. Wr	ite to initiate a scan
Address		indio.			
Calibrat	ion Units	Boolean Slope	1.0	Offset	0.0
Limits	Maximum 31	.0 Minir	num 0.0	Default	1.0
Associat Attr	ions ibutes				
Har	TSM	_SCL, MON_SDA, PSM_ _SDA_SRC, TSM_SCL_S _SDA_SRC1, AFE_SDA_	SDA_SNS, PSM_SDA_SF RC, AFE_SDA_SRC0, AF SNS1, AFE_SCL_SRC1	RC, PSM_SCL_SRC, T FE_SDA_SNS0, AFE_S	SM_SDA_SNS, SCL_SRC0,
Notes	loaded to the F	PGA during the cold	RC0 is also used to solution boot process to allow configurations of the D	w independent firm	

Attribute name	ReadTemps	array size 1	
Function	Reads temperature values from specific	c hardware module(s).	
Firmware module	CFG	version 2.20	
Description		are modules. The attribute value is r 2	
Usage Write only			
Address 0x0013			
Calibration Units	Boolean Slope 1.0	Offset 0.0	
Limits Maximum 20	031617.0 Minimum 0.0	Default 0.0	
Associations Attributes LcbTemperature1, LcbTemperature2, PsmTemperature1, PsmTemperature2, TsmTemperature1, TsmTemperature2, Afe1Temperature1, Afe1Temperature2, Afe2Temperature1, Afe2Temperature2 Hardware Mon_SCL, MON_SDA, PSM_SDA_SNS, PSM_SDA_SRC, PSM_SCL_SRC, TSM_SDA_SNS, TSM_SDA_SRC, TSM_SCL_SRC, AFE_SDA_SNS0, AFE_SCL_SRC0, AFE_SDA_SNS0, AFE_SCL_SRC0, AFE_SDA_SNS1, AFE_SCL_SRC1			
Notes Multiple hardw Channel addre	vare modules may be read simultaneously ess bits.	<i>i</i> by specifying more than one I2C	

See the wiki pages for additional details: http://www.noao.edu/wiki/index.php/Firmware_Topics -Addresses_for_I2C_Bus_Devices_.2F_FPGA_B

Attribute name	ReadSerialNums	array size 1		
Function	Reads temperature values from	Reads temperature values from specific hardware module(s).		
Firmware module CFG version 2.20		version 2.20		
Description	e 11 1			
		icance Bit Significance Bit Significance I2C Bus. 2 TSM I2C Bus. 3 AFE1 I2C Bus		
Usage Write onl	у.			
Address 0x0014				
Calibration Units Boolean Slope 65536.0 Offset 0.0				
Limits Maximum 31 Minimum 0.0 Default 0.0				
Associations Attributes Lc	bSerialNum, PsmSerialNum, Tsm	nSerialNum, Afe1SerialNum, Afe2SerialNum.		
TSI	N_SCL, MON_SDA, PSM_SDA_SNS, PSM M_SDA_SRC, TSM_SCL_SRC, AFE_SDA_ E_SDA_SRC1, AFE_SDA_SNS1, AFE_SC	I_SDA_SRC, PSM_SCL_SRC, TSM_SDA_SNS, SRC0, AFE_SDA_SNS0, AFE_SCL_SRC0, L_SRC1		
Notes Multiple hard Channel add		neously by specifying more than one I2C		
	default slope value which converts the attribute value to a compatible format for the 2C Channel addressing scheme.			
More information	See the wiki pages for addition http://www.noao.edu/wiki/inde Addresses_for_I2C_Bus_Dev	ex.php/Firmware_Topics -		

Attribute name	eepRdCmdReg	array size	1
Function	Reads one page from a specific hardwa	are module eepr	om data store
Firmware module	CFG	version	2.20

Description Setting the appropriate value allows you to read one page from the hardware module eeprom store and update the attributes associated eeprom reading and writing. The attribute value is divided into two fields described below: Bit Significance 7:0 Selects the eeprom page number

20:16 I2C Channel Address described as:

BitSignificanceBitSignificanceBitSignificance16LCB I2C Bus.17PSM I2C Bus.18TSM I2C Bus.19AFE1 I2C Bus20AFE2 I2C Bus.

Usage	Read / write. Reading the attribute after setting it to an appropriate value returns a status which indicates the eeprom read process status. Bit(31)=I2C manager busy, Bit(30)= Error			
Address	Address occurred during read - bad I2C acknowledge 0x0020			
Calibration	Units Boolean Slope 1.0	Offset	0.0	
Limits Maxi	imum 2031871.0 Minimum 0.0	Default	0.0	
Associations Attribute	-			

Hardware MON_SCL, MON_SDA, PSM_SDA_SNS, PSM_SDA_SRC, PSM_SCL_SRC, TSM_SDA_SNS, TSM_SDA_SRC, TSM_SCL_SRC, AFE_SDA_SRC0, AFE_SDA_SNS0, AFE_SCL_SRC0, AFE_SDA_SRC1, AFE_SDA_SNS1, AFE_SCL_SRC1

Notes Only one I2C Channel Address bit may be set for each read. The contents of the eeprom page are read and the same value for each 16-word page are placed in the **eepDataReg**, **eepFloatReg** attributes. The difference between the two attributes sets (as defined in the .csv config file) is to allow the PAN to easily access the data as either unsigned integer values or as floating point values.

More information

See the wiki pages for additional details: http://www.noao.edu/wiki/index.php/Firmware_Topics -Addresses_for_I2C_Bus_Devices_.2F_FPGA_B

Attribute name	eepWrtCmdReg	array size	1
All indule name	eepwrtCmakeg	allay Size	1

- Function Writes one page of eeprom store data to specific hardware module
- Firmware module CFG

version 2.20

Description Setting the appropriate value allows you to write one page of data from the eepDataReg or eepFloatReg attributes to the hardware module eeprom store. The attribute value is divided into two fields described below: Bit Significance

7:0 Selects the eeprom page number

20:16 I2C Channel Address described as:

Bit Significance 16 LCB I2C Bus.	•	•	•
20 AFE2 I2C Bus.			

Usage	Read / write. Reading the attribute after setting it to an appropriate value returns a status which indicates the eeprom read process status. Bit(31)=I2C manager busy, Bit(30)= Error						
Address		urina read - b				<i>,</i> , , ,	
Calibratio	n Units	Boolean	Slope	1.0	Offset	0.0	

Limits	Maximum	2031871.0	Minimum	0.0	Default	0.0
--------	---------	-----------	---------	-----	---------	-----

Associations Attributes

eepDataReg,eepFloatReg

Hardware

MON_SCL, MON_SDA, PSM_SDA_SNS, PSM_SDA_SRC, PSM_SCL_SRC, TSM_SDA_SNS, TSM_SDA_SRC, TSM_SCL_SRC, AFE_SDA_SRC0, AFE_SDA_SNS0, AFE_SCL_SRC0, AFE_SDA_SRC1, AFE_SDA_SNS1, AFE_SCL_SRC1

Notes Sixteen 32-bit data values are written to one page of the specified eeprom storage devices. Multiple I2C Channel Addresses may be specified to write the same data to many eeprom devise simultaneously.

More information

See the wiki pages for additional details: http://www.noao.edu/wiki/index.php/Firmware_Topics -Addresses_for_I2C_Bus_Devices_.2F_FPGA_B

Attribute name	eepDataReg	array size 16
Function	Unsigned integer read and write registe	rs for the hardware eeprom data stores
Firmware module	CFG	version 2.20
Description	configuration data specific to each hard from the hardware modules when a PA	re used to hold calibration and hardware ware module. This data is usually read N connects to the DHE hardware to oration of the hardware. These attributes Reg attributes. These attributes are
Usage Read / Wr	te.	
Address 0x0030 =>	0x003F	
Calibration Units	Value Slope 1.0	Offset 0.0
Limits Maximum 42	94967300.0 Minimum 0.0	Default 0.0
Associations Attributes eep	WrtCmdReg, eepRdCmdReg, eepFloatI	Reg
TSM	_SCL, MON_SDA, PSM_SDA_SNS, PSM_SDA_S _SDA_SRC, TSM_SCL_SRC, AFE_SDA_SRC0, A _SDA_SRC1, AFE_SDA_SNS1, AFE_SCL_SRC1	
Notes		
More information	See the wiki pages for additional deta	ils:

See the wiki pages for additional details: http://www.noao.edu/wiki/index.php/Firmware_Topics -Addresses for_I2C_Bus_Devices_.2F_FPGA_B

Attribute name	eepFloatReg	array size 16		
Function	Floating point read and write registers	for the hardware eeprom data stores		
Firmware module	CFG	version 2.20		
Description	configuration data specific to each han from the hardware modules when a PA prepare a table of data used in the cali contain the same data as the eepData	are used to hold calibration and hardware dware module. This data is usually read AN connects to the DHE hardware to ibration of the hardware. These attributes		
Usage Read / Wi	rite.			
Address 0x0030 =:	> 0x003F			
Calibration Units	Value Slope 1.0	Offset 0.0		
Limits Maximum ~	10 ^{38.53} Minimum ~10 ^{-44.85}	Default 0.0		
Associations Attributes eepWrtCmdReg, eepRdCmdReg, eepDataReg				
TSM	N_SCL, MON_SDA, PSM_SDA_SNS, PSM_SDA_S LSDA_SRC, TSM_SCL_SRC, AFE_SDA_SRC0, A _SDA_SRC1, AFE_SDA_SNS1, AFE_SCL_SRC1	AFE_SDA_SNS0, AFE_SCL_SRC0,		
from the DHE method of inte	ee any difference between these two data . This is just a way of describing different erpreting the same data. The difference is riptor that is embedded into the VHDL so	attributes to facilitate the PAN computers in the 'Vals' and 'TypCde' fields of the		
More information	See the wiki pages for additional det <u>http://www.noao.edu/wiki/index.php/</u> Addresses_for_I2C_Bus_Devices_2	Firmware_Topics -		

Attribute name	LcbTemperature1	array size 1
Function	Returns the temperature measured on t	he backside lower edge of the LCB.
Firmware module	CFG	version 2.20
Description	Reading this attribute (when temperatur ReadTemps attribute has been set to a temperature of the sensor device U57 o	value of 0x10000) will return the

Usage Read only.		
Address 0x0040		
Calibration Units Deg. C. Slope 16.0	Offset	0.0
Limits Maximum 127.0 Minimum -127.0	Default	0.0
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.		
Hardware Mon_scl, Mon_sda, U57		
Notes		

Attribute name	LcbTemperature2	array size 1
Function	Returns the temperature measured on	the front side of the LCB.
Firmware module	CFG	version 2.20
Description	Reading this attribute (when temperatu ReadTemps attribute has been set to a temperature of the sensor device U26	a value of 0x10001) will return the

Usage	Read only.			
Address	0x0041			
Calibration	Units Deg. C.	Slope 16.0	Offset	0.0
Limits Maxi	imum 127.0	Minimum -127.0	Default	0.0
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.				
Hardwa	re MON_SCL, MON_SD	da, U26		
Notes				

Attribute name	PsmTemperature1	array size	1
Function	Returns the temperature measured on t	he top side edge	e of the PSM.
Firmware module	CFG	version	2.20
Description	Reading this attribute (when temperatur ReadTemps attribute has been set to a temperature of the sensor device U22 or	value of 0x2000	00) will return the

Usage Read only.					
Address 0x0042					
Calibration Units Deg. C. Slope 16.0	Offset	0.0			
Limits Maximum 127.0 Minimum -127.0	Default	0.0			
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.					
Hardware psm_sda_sns, psm_sda_src, psm_scl_src, U22					
Notes					

Attribute name	PsmTemperature2	array size	1
Function	Returns the temperature measured on t	he bottom side r	niddle of the PSM.
Firmware module	CFG	version	2.20
Description	Reading this attribute (when temperatur ReadTemps attribute has been set to a temperature of the sensor device U36 o	value of 0x2000	1) will return the

Usage Read only.				
Address 0x0043				
Calibration Units Deg. C. Slope 16.0	Offset	0.0		
Limits Maximum 127.0 Minimum -127.0	Default	0.0		
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.				
Hardware psm_sda_sns, psm_sda_src, psm_scl_src, PSM U36				
Notes				

Attribute name	TsmTemperature1	array size	1
Function	Returns the temperature measured on t	he bottom side o	of the TSM-UTIL.
Firmware module	CFG	version	2.20
Description	Reading this attribute (when temperature scanning is enabled or after the ReadTemps attribute has been set to a value of 0x40000) will return the temperature of the sensor device U9 on the TSM-UTIL module.		

Usage	Read only.			
Address	0x0044			
Calibration	Units Deg. C.	Slope 16.0	Offset	0.0
Limits Max	imum 127.0	Minimum -127.0	Default	0.0
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.				
Hardware TSM_SDA_SNS, TSM_SDA_SRC, TSM_SCL_SRC, TSM-UTIL U9				
Notes				

Attribute name	TsmTemperature2	array size	1
Function	Returns the temperature measured on t	he top side of th	e TSM-UTIL.
Firmware module	CFG	version	2.20
Description	Reading this attribute (when temperatur ReadTemps attribute has been set to a temperature of the sensor device U8 on	value of 0x4000	01) will return the

Usage Read only.				
Address 0x0045				
Calibration Units Deg. C. Slope 16.0	Offset	0.0		
Limits Maximum 127.0 Minimum -127.0	Default	0.0		
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.				
Hardware TSM_SDA_SNS, TSM_SDA_SRC, TSM_SCL_SRC, TSM-UTIL U8				
Notes				

Attribute name	Afe1Temperature1	array size	1
Function	Returns the temperature measured on t	he bottom side o	of the AFE1 board.
Firmware module	CFG	version	2.20
Description	Reading this attribute (when temperatur ReadTemps attribute has been set to a temperature of the sensor device U151 bottom position (AFE1).	value of 0x8000	00) will return the

Usage Read	only.				
Address 0x004	46				
Calibration Ur	nits Deg. C.	Slope	16.0	Offset	0.0
Limits Maximun	n 127.0	Minimum	n -127.0	Default	0.0
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.					
Hardware AFE_SDA_SRC0, AFE_SDA_SNS0, AFE_SCL_SRC0, AFE U151					
Notes					

Attribute name	Afe1Temperature2	array size	1
Function	Returns the temperature measured on t	he top side of th	e AFE1 board.
Firmware module	CFG	version	2.20
Description	Reading this attribute (when temperatur ReadTemps attribute has been set to a temperature of the sensor device U70 o bottom position (AFE1).	value of 0x8000	01) will return the

Usage Rea	ad only.				
Address 0x00	047				
Calibration	Units Deg. C.	Slope 16	.0	Offset	0.0
Limits Maximu	um 127.0	Minimum	-127.0	Default	0.0
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.					
Hardware AFE_SDA_SRC0, AFE_SDA_SNS0, AFE_SCL_SRC0, AFE U70					
Notes					

Attribute name	Afe2Temperature1	array size 1
Function	Returns the temperature measured on t	he bottom side of the AFE2 board.
Firmware module	CFG	version 2.20
Description	Reading this attribute (when temperature scanning is enabled or after the ReadTemps attribute has been set to a value of 0x100000) will return the temperature of the sensor device U151 on the AFE module inserted into the top position (AFE2).	

Usage	Read only.			
Address	0x0048			
Calibratio	n Units Deg. C. Slope 16.0	Offset	0.0	
Limits Ma	aximum 127.0 Minimum -127.0	Default	0.0	
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.				
Hardware AFE_SDA_SRC1, AFE_SDA_SNS1, AFE_SCL_SRC1, AFE U151				
Notes				

Attribute name	Afe2Temperature2	array size 1
Function	Returns the temperature measured on t	he top side of the AFE2 board.
Firmware module	CFG	version 2.20
Description	Reading this attribute (when temperature scanning is enabled or after the ReadTemps attribute has been set to a value of 0x100001) will return the temperature of the sensor device U70 on the AFE module inserted into the top position (AFE2).	

Usage	Read only.		
Address	0x0049		
Calibration	N Units Deg. C. Slope 16.0	Offset	0.0
Limits Max	ximum 127.0 Minimum -127.0	Default	0.0
Associations Attributes ReadTemps, TempScanEnable, TempScanPeriod.			
Hardware AFE_SDA_SRC1, AFE_SDA_SNS1, AFE_SCL_SRC1, AFE U70			
Notes			

Attribute name	LcbSerialNum	array size 1
Function	Returns the value of the silicon serial nu	Imber from the LCB module.
Firmware module	CFG	version 2.20
Description	Reading this attribute (after the ReadSerialNums attribute has been set to a value of 0x10000) will return the unique silicon serial number device U82 on the LCB module.	

Usage	Read only.		
Address	0x0050		
Calibratio	n Units SerNum Slope 1.0	Offset	0.0
Limits ма	ximum 4294967295.0 Minimum 0.0	Default	0.0
Association Attribu			
Hardw	are mon_scl, mon_sda, LCB U82		

More information

See schematic TRNT-EL-04-2002_Rb page 7 C2. See also data sheet fro DS28CM00 device at http://www.maxim-ic.com/datasheet/index.mvp/id/5248

Attribute name	PsmSerialNum	array size 1
Function	Returns the value of the silicon serial net	umber from the PSM module.
Firmware module	CFG	version 2.20
Description	Reading this attribute (after the ReadSerialNums attribute has been set to a value of 0x20000) will return the unique silicon serial number device U21 on the PSM module.	

Usage Read on	ly.		
Address 0x0051			
Calibration Units	s SerNum <mark>Slope</mark> 1.0	Offset ().0
Limits Maximum	4294967295.0 Minimum 0.0	Default	0.0
Associations Attributes	ReadSerialNums		
Hardware	PSM_SDA_SNS, PSM_SDA_SRC, PSM_SCL_SR	c, PSM U21	
Notes			

See schematic TRNT-EL-04-2001_Rb page 11 E2. See also data sheet fro DS28CM00 device at <u>http://www.maxim-ic.com/datasheet/index.mvp/id/5248</u>

Attribute name	TsmSerialNum	array size 1
Function	Returns the value of the silicon serial nu	umber from the TSM module.
Firmware module	CFG	version 2.20
Description	Reading this attribute (after the ReadSerialNums attribute has been set to a value of 0x40000) will return the unique silicon serial number device U1 on the TSM-UTIL module.	

Usage Read only.			
Address 0x0052			
Calibration Units SerNum Slope 1.0	Offset	0.0	
Limits Maximum 4294967295.0 Minimum 0.0	Default	0.0	
Associations Attributes ReadSerialNums			
Hardware TSM_SDA_SNS, TSM_SDA_SRC, TSM_SCL_SRC, TSM-UTIL U1			
Notes			

See schematic TRNT-EL-04-2009_Ra page 1 D3. See also data sheet fro DS28CM00 device at http://www.maxim-ic.com/datasheet/index.mvp/id/5248

Attribute name	Afe1SerialNum	array size 1
Function	Returns the value of the silicon serial nu	umber from the AFE1 module.
Firmware module	CFG	version 2.20
Description	Reading this attribute (after the ReadSerialNums attribute has been set to a value of 0x80000) will return the unique silicon serial number device U72 on the AFE module inserted into the lower (AFE1) slot of the LCB.	

Usage Read only.	
Address 00x0053	
Calibration Units SerNum Slope 1.0	Offset 0.0
Limits Maximum 4294967295.0 Minimum 0.0	Default 0.0
Associations Attributes ReadSerialNums	
Hardware AFE_SDA_SRC0, AFE_SDA_SNS0, AFE_SCL_S	r co , AFE U72
Notes	

See schematic TRNT-EL-04-2004_Rc page 11 E3. See also data sheet fro DS28CM00 device at http://www.maxim-ic.com/datasheet/index.mvp/id/5248

Attribute name	Afe2SerialNum	array size	1
Function	Returns the value of the silicon serial nu	Imber from the A	FE2 module.
Firmware module	CFG	version	2.20
Description	Reading this attribute (after the ReadSerialNums attribute has been set to a value of 0x100000) will return the unique silicon serial number device U72 on the AFE module inserted into the upper (AFE2) slot of the LCB.		

Usage Read only.		
Address 00x0054		
Calibration Units SerNum Slope 1.0	Offset	0.0
Limits Maximum 4294967295.0 Minimum 0.0	Default	0.0
Associations Attributes ReadSerialNums		
Hardware AFE_SDA_SRC1, AFE_SDA_SNS1, AFE_SCL_SRC1, AFE U72	2	
Notos		

More information

See schematic TRNT-EL-04-2004_Rc page 11 E3. See also data sheet fro DS28CM00 device at http://www.maxim-ic.com/datasheet/index.mvp/id/5248

Attribute name	ShutterEnable	array size 1	
Function	Enables the shutter to be controlled via commands from the sequencer		
Firmware module	CFG	version 2.20	
Description	Setting this attribute true enables the sequencer to use the EFR register commands to open and close the shutter via the control shutter control signal (SHUTTER_OPEN) during an integration. SHUTTER_OPEN is available on the TSM-UTIL connector J2 (connected to the TSM chassis mounted shutter connector). Setting this attribute false will disable the sequencer control of the shutter, thus allowing timed dark integrations to be made without modifying the sequencer code path. This attribute does not affect the manual operation of the shutter via the ShutterOpenCmd attribute i.e. when this attribute is false, the shutter may still be controlled manually by the PAN.		
Usage Read / Write			
Address 0x0060			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 1.	0 Minimum 0.0	Default 1.0	
Associations Attributes Shu	tterStatus		
Hardware SHU	TTER_OPEN_CMD		

Attribute declaration	MONSOON Torrent	NOAO Systems Instrumentation
Attribute name	PreflashEnable	array size 1
Function	Enables the pre-flash signal to be contro	lled via commands from the sequencer
Firmware module	CFG	version 2.20
Description	Setting this attribute true enables the sequencer to use the EFR register commands to control the pre-flash signal via the control pre-flash control signa (PREFLASH_ON) during an integration. PREFLASH_ON is available on the TSM-UTIL connector J2 (connected to the TSM chassis mounted shutter connector Setting this attribute true will enable the sequencer control of a pre-flash source (i.e. LED, etc.), thus allowing timed flat integrations to be made without modifying the sequencer code path. This attribute does not affect the manual operation of the pre-flash signal via the PreflashOnCmd attribute i.e. when the attribute is false, the pre-flash may still be controlled manually by the PAN.	
UsageRead / WriteAddress0x0062	ŀ.	
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0
Associations Attributes Pref	lashPolarity	
Hardware PREF	FLASH_ON, SHUTTER_RTN.	

Attribute name	ShutterOpenCmd	array size 1			
Function	Manually controls the shutter state.				
Firmware module	CFG	version 2.20			
Description	Setting this attribute true overrides any sets the shutter to the open state.	sequencer control of the shutter and			
Usage Read / Write					
Address 0x0061					
Calibration Units	Boolean Slope 1.0	Offset 0.0			
Limits Maximum 1.0	Limits Maximum 1.0 Minimum 0.0 Default 0.0				
Associations Attributes ShutterStatus, ShutterForceStatus, ShutterPolarity					
Hardware SHUT	ITER_OPEN_CMD				
Notes The shutter control signal is opto-coupled to an open collector output. The output transistor has a 70V VCE maximum working voltage and a maximum current capacity of 50ma or can dissipate 150mW, whichever comes first. The shutter polarity attribute allows the 'normally open' or 'normally closed' state for the DHE shutter closed state.					
More information	See data sheet for SFH690 Optocoup	oler series:			

See data sheet for SFH690 Optocoupler series: http://www.vishay.com/product?docid=83686

Attribute declaration

Attribute name	PreflashOnCmd	array size 1	
Function	Manually controls the pre-flash state.		
Firmware module	CFG	version 2.20	
Description	and sets the pre-flash to the on state. The control a light source internal to the determined to the d		
Usage Read / Write			
Address 0x0063			
Calibration Units	Boolean Slope 1.0	Offset 0.0	
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0	
Associations Attributes			
Hardware PREF	ELASH_ON, SHUTTER_RTN		

Notes The pre-flash control signal is opto-coupled to an open collector output. The output transistor has a 70V VCE maximum working voltage and a maximum current capacity of 50ma or can dissipate 150mW, whichever comes first. The **Preflashpolarity** attribute allows the 'normally open' or 'normally closed' state for the DHE pre-flash off state.

More information

See data sheet for SFH690 Optocoupler series: http://www.vishay.com/product?docid=83686

Attribute name	ShutterForceStatus	array size 1
Function	Disables the external shutter position sta	atus signals
Firmware module	CFG	version 2.20
Description	When true, this attribute connects the shutter status signals directly to the internal controller shutter status i.e. opening the shutter will show open status, closing the shutter will show closed status. This attribute is set true if there is no external shutter position status available.	

Usage	Read / Write.			
Address	0x0064			
Calibrati	ON Units Boolean	Slope 1.0	Offset	0.0
Limits	Maximum 1.0	Minimum 0.0	Default	1.0
Associati Attri	ibutoc	d, ShutterOpenTime, ShutterClose	Time, Shu	tterStatus.
Haro	dware None.			
Notes		atus is used to compute the shutter tra e, ShutterCloseTime attributes will r		

Attribute name	ShutterOpenTime	array size 1
Function	Reports the shutter transit time from close	se to open position.
Firmware module	CFG	version 2.20
Description	This attribute measures the time from the point that the shutter closed status bit goes false until the shutter open status bit goes true.	

Usage	Read only.				
Address	0x0065				
Calibrat	ion Units M	illisec. Slope 1	.0	Offset	0.0
Limits	Maximum 102	3.0 Minimum	0.0	Default	0.0
	Associations Attributes ShutterOpenCmd, ShutterForceStatus, ShutterPolarity, ShutterStatusPolarity.				
Hardware TSM_UTIL shutter_sense_open_p, shutter_sense_open_n, shutter_sense_close_p, shutter_sense_close_n					
Notes The ShutterPolarity and ShutterStatusPolarity attributes must be set appropriately to sense the correct transition. If reversed, this attribute will not report the correct value.					
The SHUTTER_SENSE_OPEN_P , SHUTTER_SENSE_OPEN_N , SHUTTER_SENSE_CLOSE_P , SHUTTER_SENSE_CLOSE_N signals are uncommitted inputs to SFH690 opto-couplers. Maximum forward current should be externally limited to approx. 10ma. Forward voltage drop of the diode is approx. 1.2v.					
More information See data sheet for SFH690 Optocoupler series: <u>http://www.vishay.com/product?docid=83686</u>					

Attribute name	ShutterCloseTime	array size	9 1
Function	Reports the shutter transit time from ope	en to closed pos	ition.
Firmware module	CFG	version	2.20
Description	This attribute measures the time from the point that the shutter open status b goes false until the shutter closed status bit goes true.		shutter open status bit

Usage	Read only.			
Address	0x0066			
Calibrat	ion Units M	illisec. Slope 1.0	Offset	0.0
Limits	Maximum 102	3 Minimum 0.0	Default	0.0
	Associations Attributes ShutterOpenCmd, ShutterForceStatus, ShutterPolarity, ShutterStatusPolarity.			
Hardware TSM_UTIL shutter_sense_open_p, shutter_sense_open_n, shutter_sense_close_p, shutter_sense_close_n				
Notes	Notes The ShutterPolarity and ShutterStatusPolarity attributes must be set appropriately to sense the correct transition. If reversed, this attribute will not report the correct value.			
The SHUTTER_SENSE_OPEN_P , SHUTTER_SENSE_OPEN_N , SHUTTER_SENSE_CLOSE_P , SHUTTER_SENSE_CLOSE_N signals are uncommitted inputs to SFH690 opto-couplers. Maximum forward current should be externally limited to approx. 10ma. Forward voltage drop of the diode is approx. 1.2v.				
More information See data sheet for SFH690 Optocoupler series: <u>http://www.vishay.com/product?docid=83686</u>				

Attribute name	ShutterStatus	array size 1		
Function	Reports the position and operational sta	Reports the position and operational status of the shutter		
Firmware module	CFG	version 2.20		
Description	 When connected to external shutter poshows the positional state of the shutter four possible states. The status is expressive value Shutter state 0 Forced status or shutter in tr 1 Shutter is open 2 Shutter is closed 3 Shutter is jammed 	r. There are two bits that combine to give essed as:		
Usage Read only.				
Address 0x0067				
Calibration Units	Boolean Slope 1.0	Offset 0.0		
Limits Maximum 3.0 Minimum 0.0 Default 0.0				
Associations Attributes ShutterOpenCmd, ShutterForceStatus, ShutterPolarity, ShutterStatusPolarity.				
Hardware TSM_UTIL shutter_sense_open_p, shutter_sense_open_n, shutter_sense_close_p, shutter_sense_close_n				
Notes The shutter_sense_open_p, shutter_sense_open_n, shutter_sense_close_p, shutter_sense_close_n signals are uncommitted inputs to SFH690 opto-couplers. Maximum forward current should be externally limited to approx. 10ma. Forward voltage drop of the diode is approx. 1.2v. The shutter status is based on the availability of two independent signals from the shutter assembly; open status and closed status. If only one status signal is available from the shutter assembly, the Torrent hardware status signals can be wired in parallel with reversed polarity to provide the required input to drive the status system.				
More information	See data sheet for SFH690 Optocou http://www.vishay.com/product?docic			

Attribute name	ShutterPolarity	array size 1	
Function	Sets the polarity of the shutter control signal		
Firmware module	CFG	version 2.20	
Description	This attribute provides a way to establish the electrical polarity of the shutter control signal. The shutter control signal is the open collector output of an opto-coupler device (PSM U43).		
	Setting this attribute false activates the commanded to open and allows the open shutter.	en collector output to conduct to the	
	Setting this attribute true activates the or commanded to close and allows the ope SHUTTER_RTN signal to close the shutter	en collector output to conduct to the	
Usage Read / Write			
Address 0x0068			
Calibration Units	Boolean Slope 1.0	Offset 0.0	
Limits Maximum 1.0 Minimum 0.0 Default 0.0			
Associations Attributes ShutterOpenCmd			
Hardware TSM-UTIL J2 SHUTTER_OPEN, SHUTTER_RTN			
Notes The shutter control signal is opto-coupled to an open collector output. The output transistor has a 70V VCE maximum working voltage and a maximum current capacity of 50ma or can dissipate 150mW, whichever comes first.			
More information	See data sheet for SFH690 Optocoup	bler series:	

See data sheet for SFH690 Optocoupler series: http://www.vishay.com/product?docid=83686

Attribute name	PreflashPolarity	array size 1	
Function	Sets the polarity of the pre-flash control	signal	
Firmware module	CFG	version 2.20	
Description	This attribute provides a way to establish the electrical polarity of the pre-flash control signal. The pre-flash control signal is the open collector output of an opto-coupler device (PSM U23).		
	Setting this attribute false activates the c commanded 'on' and allows the open cc SHUTTER_RTN signal to power the pre-fla	ollector output to conduct to the	
	Setting this attribute true activates the o commanded 'off' and allows the open co SHUTTER_RTN signal to power down the	bllector output to conduct to the	
Usage Read / Write			
Address 0x0069			
Calibration Units Boolean Slope 1.0 Offset 0.0			
Limits Maximum 1.0 Minimum 0.0 Default 0.0			
Associations Attributes PreflashOnCmd			
Hardware TSM-UTIL J2 preflash_on, shutter_rtn.			
Notes The pre-flash control signal is opto-coupled to an open collector output. The output transistor has a 70V VCE maximum working voltage and a maximum current capacity of 50ma or can dissipate 150mW, whichever comes first.			
More information	See data sheet for SFH690 Optocoup		

http://www.vishay.com/product?docid=83686

Firmware module

CFG

2.20

Attribute name	ShutterStatusPolarity	array size	1
Function	Establish the polarity of the shutter statu	s signals.	

Description	Use this attribute to establish the correct polarity for the two status signals that represent 'open' and 'closed' status for the shutter.
	Setting this attribute false will establish 'low true' polarity for the status signals i.e. opto-coupler is not turned on indicates true status.

Setting this attribute true will establish 'high true' polarity for the status signals i.e. opto-coupler is turned on indicates true status.

version

Usage	Read / Write.			
Address	0x006A			
Calibrat	ion Units Bo	oolean Slope 1.0	Offset 0.0	
Limits	Maximum 1.0	Minimum 0.0	Default 0.0	
	Associations Attributes ShutterStatus, ShutterOpenTime, ShutterCloseTime.			
Hardware TSM_UTIL shutter_sense_open_p, shutter_sense_open_n, shutter_sense_close_p, shutter_sense_close_n				
Notes The shutter_sense_open_p, shutter_sense_open_n, shutter_sense_close_p, shutter_sense_close_n signals are uncommitted inputs to SFH690 opto-couplers. Maximum forward current should be externally limited to approx. 10ma. Forward voltage drop of the diode is approx. 1.2v. The shutter status is based on the availability of two independent signals from the shutter assembly; open status and closed status. If only one status signal is available from the shutter assembly, the Torrent hardware status signals can be wired in parallel with reversed polarity to provide the required input to drive the status system.				
More inf	ormation	See data sheet for SFH690 Optocouple http://www.vishay.com/product?docid=		

Attribute name	DhelsSlave	array size 1	
Function	Forces the DHE Controller to use external synchronization logic.		
Firmware module	CFG	version 2.20	
Description	Multiple Torrent DHE modules may be u of detectors when one DHE has insuffici clock, bias, and video circuits. The DHE standard RJ45 cables through the LCB S J9). These cables provide for clock and synchronization. Under these conditions sequencer programs and one DHE is de designated as slaves by setting this attrii modules to acquire and use the external	ent resources to provide the necessary 's are daisy chained together using SYNC_IN and SYNC_OUT ports (J8, 'start_exposure' command , all DHE's are loaded with identical signated master while all other are bute true. This forces the slave DHE	
Usage Read / Write			
Address 0x0080			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 1.0	O Minimum 0.0	Default 0.0	
	Cmds, SyncDelay, SlaveClkMode, Slave cOutEqualization.	ClkXferEn, SyncInEqualization,	
Hardware INSY	NC_STB, INSYNC_CLK, OUTSYNC_STB, OUTSYI	VC_CLK.	

The functionality to use synchronized Torrent DHEs is not implemented in this firmware version. Notes This attribute should be set to false.

Attribute name	SeqEnable	array size 1	
Function	Enables the sequencer to run.		
Firmware module	CFG	version 2.20	
Description	to run from the instruction at the first pro Setting this attribute false stops sequen <i>start_exp</i> flag and <i>start_vector</i> bits in the sequencer program counter to zero, res	ementing timing functions and allows bute true and allows the sequencer code ogram position. Incer program execution, resets the be SeqCmds attribute, sets the sets the <i>integration_timer_run</i> , <i>sync_out_high</i> flags, closes the shutter, R register, Clears all stack pointers, 2-bit (LMR), sets the device address	
Usage Read / Write			
Address 0x0100			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0	
Associations Attributes McbControl, SeqCmds, SeqEFR.			
Hardware			
Notes			
More information	Torrent Sequencer user manual.		

Attribute declaration

Attribute name	ActualIntegrationTime	array size 1	
Function	Returns the value of the integration timer		
Firmware module	CFG	version 2.20	
Description	This attribute will return the incremental was enabled by the sequencer writing a used to determine what the current expowill occur. When the value of this attribute equals o IntegrationTime attribute, the <i>terminal_t</i> attribute.	code to the EFR register. It can be sure is and when the readout process r exceeds the value written to the	
Usage Read only.			
Address 0x0101			
Calibration Units n	nillisec Slope 1.0	Offset 0.0	
Limits Maximum 429	94967300.0 <mark>Minimum</mark> 0.0	Default 0.0	
Associations Attributes SeqE	EFR,SeqCmds.		
Hardware None	3.		

Notes In sequencer code, write the value of 4 to the EFR register to start the integration counter, write the value of 8 to stop the integration timer. The EFR cannot be written to directly by the PAN.

More information

Torrent Sequencer user manual

Attribute name	SeqCmds	array size	1
Function	Returns the state of the se	equencer command register	
Firmware modul	e CFG	version ²	.20
Description	The sequencer command register is used to control the sequencer operation. It is used when a conditional branch instruction is encountered in the sequencer code to redirect sequencer program flow. It is a mixture of firmware and software conditions. The are six separate in this 16-bit attribute value: Bit(s) Significance 0 Always true, used for direct branching. 1 ext_sync state – used in multiple master slave DHE apps. 2 terminal_count (TC) Flag - actualIntegrationTime >= IntegrationTime 3 start_exp Command received – Used to initiate an exposure sequence 11:4 start_vector – Indicates which sequence to initiate when the start_exp flag 15:12 user_bits – General flags written directly from PAN to alter seq pgm flow.		
Usage Read on	ly.		
Address 0x0102			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset	0.0
Limits Maximum	65535.0 Minimum	0.0 Default	1.0
Associations Attributes SeqEnable, actualIntegrationTime, IntegrationTime, SeqUserBits.			
Hardware			
Notes			
More information	n Torrent Sequencer user	manual	

Attribute declaration

Attribute name	PauseExposure	array size 1	
Function	Allows an active integration to be paused		
Firmware module	CFG	version 2.20	
Description	Setting this attribute true will close the shutter (if it has been commanded open by the sequencer), switch off the pre-flash (if it had been switched on by the sequencer) and suspend the integration timer indefinately.		
	Setting this attribute false will open the s commanded open by the sequencer), so previously switched on by the sequence increment.	witch on the pre-flash (if it had been	
Usage Read / Write).		
Address 0x0103			
Calibration Units	Boolean Slope 1.0	Offset 0.0	
Limits Maximum 1.	0 Minimum 0.0	Default 0.0	
Associations Attributes Actu	ualIntegrationTime, ShutterStatus		
Hardware TSM	1-UTIL J12, SHUTTER_OPEN, PREFLASH_ON,	SHUTTER_RTN	

Attribute name	SyncDelay	array size 1	
Function	Sets the delay for a master DHE to issue a SYNC pulse on the SYNC_OUT port		
Firmware module	CFG	version 2.20	
Description	This attribute sets the delay from when the been set in the master DHE to when the (via J8) to the daisy chained slave DHEs slave DHEs to have received the start_erespective PANs and the slave DHE set the master sync pulse arrival to start the <i>ext_sync</i> flag in the SeqCmds attribute attribute.	master emits the require . This is to allow sufficier xposure commands from uencer be in a condition sequence. The arrival of	d sync pulse nt time for all their of waiting for the master
Usage Read / Write			
Address 0x0104			
Calibration Units r	nillisec <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 25	5.0 Minimum 0.0	Default 0.	0
Associations Attributes Seq	Cmds		
Hardware LCB	J8 outsync_stb		

Notes Note that multiple master / slave DHE implementations is not supported in this firmware revision.

Attribute name	SeqUserBits	array size 1
Function	Allows the PAN to set the user_bits to c	control sequencer program flow
Firmware module	CFG	version 2.20
Description	The PAN can directly set and reset four 15:12). These bits can be tested by an a conditional branch instructions. In this w program flow of the sequencer code. No debugging sequencer code and is used sequencer code without end.	active sequencer program using the vay the PAN can directly influence the ormally, the LSB is reserved for
Usage Read / Write).	
Address 0x0105		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 15	5.0 Minimum 0.0	Default 0.0
Associations Attributes Seq	Cmds	
Hardware		
Notes These bits are	not reset by the SeqEnable attribute stat	te i.e. they are persistent.

Torrent Sequencer user manual

Attribute name	SeqClkDivide	array size	1
Function	Allows for slowing down the basic seque	encer clock cycle pe	eriod.
Firmware module	CFG	version 2.	20
Description	The basic sequencer clock cycle period value can be adjusted by setting this att association between the instruction cycle Value Sequencer clock period 0 37ns 1 74ns 2 148ns 3 296ns This value directly affects the period of the DSC instruction. It does not affect th DUS and DMS instructions always prov millisecs. respectively	ribute to values gre e time and the valu each instruction cyc ne other timer instru	ater than zero. The e of this attribute is: le and the period of ction periods i.e.
Usage Read / Write			
Address 0x0106			
Calibration Units	Boolean. <mark>Slope</mark> 1.0	Offset	0.0
Limits Maximum 3.0	0 Minimum 0.0	Default	0.0
Associations Attributes			
Hardware			
Notes			

Attribute name	SeqStatus	array size 1	
Function	Returns run time status of the sequence	er.	
Firmware module	CFG	version 2.20	
Description	 This attribute returns information about the current run time state of the sequencer micro-processor. It is not very useful (because it is only a snapshot and cannot be continuously monitored by the PAN) but can indicate activity of the sequencer code. The bit fields are described below: Bit(s) Significance 0 Sequencer run flag – the sequencer is running 1 Sequencer bus request flag – sequencer is waiting for a WB bus grant 2 Wishbone write request – the sequencer is active on the bus 17:8 Sequencer program counter value 29:24 Sequencer internal address stack pointer value i.e. subroutine depth 		
Usage Read only.			
Address 0x0107			
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 10	57226503.0 Minimum 0.0	Default 0.0	
Associations Attributes SeqEnable			
Hardware			
Notes			

Attribute name	SeqEFR	array size 1
Function	Returns the value of the internal sequencer EFR register	
Firmware module	CFG	version 2.20
Description	The EFR register is used by the sequencer to directly control firmware and hardware functions and provide operating modes for the sequencer code. The bit significance for this register is: Bit Significance 0 reset_start_exp - reset the start exposure bit in the SeqCmds register 1 enable_int_counter - enable the integration timer 2 shutter_open_cmd - Shutter is commanded to be 'open' 3 pre-flash_on_cmd - Pre-flash is commanded to be 'on' 4 pix_data_disable - Disable pixel data flow pipeline 5 readout_in_progress - sequencer is in process of reading out a detector 6 power_supply_sync - synchronize power supply to pixel rate 7 sync_out_true - set the sync pulse to slave DHEs high	
Usage Read only.		
Address 0x0108		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 25	5.0 Minimum 0.0	Default 0.0
Associations Attributes Sequ	Cmds, SeqEnable, actualIntegrationTin	ne.
Hardware		

Attribute name	SeqTST	array size 1
Function	Returns the value of the data from a sec	quencer read operation.
Firmware module	CFG	version 2.20
Description	This attribute is not used. It is intended for future firmware revisions where the sequencer has expanded capability of reading an attribute and performing a conditional branch on the result.	

Usage Read only.		
Address 0x0109		
Calibration Units Value Slope 1.0	Offset	0.0
Limits Maximum 4294967299.0 Minimum 0.0	Default	0.0
Associations Attributes		
Hardware		

Notes Not implemented in this version of firmware.

Attribute name	SeqLoopReg	array size 16
Function	Sets the value of the sequencer loop re	gisters to control iteration functions
Firmware module	CFG	version 2.20
Description	There are sixteen sequencer loop attribute registers designed to support iteration control for the sequencer operation. These registers are mainly used to describe the number of rows and columns in a detector structure to control the sequencer program flow. These registers are used with the sequencer L RB (loop register begin) and LPE (loop end) sequencer instructions.	

Usage	Read / Write			
Address	0x0110 => 0x011F			
Calibratio	N Units Value	Slope 1.0	Offset	0.0
Limits Ma	aximum 65535.0	Minimum 0.0	Default	0.0
Association Attribu				
Hardw	/are			

Attribute name	SeqPatMem	array size 4096	
Function Do	Defines the start address of the sequencer pattern store memory		
Firmware module	CFG	version 2.20	
Description		d to hold 32-bit constants that are written to e sequencer micro-processor in order to ne controller into a defined state.	
		two 16-bit words to be written as a little- stant address location. This is to maintain ge programming practices.	
	There are 4096 16-bit pattern constants specified in this attribute that allows to the pattern memory store.	ant locations starting from the value a total of 2048 32-bit constants to be written	
Usage Read / Write	9.		
Address 0x1000 => 0	0x1FFF		
Calibration Units	Slope 1.0	Offset 0.0	
Limits Maximum 65	5535.0 Minimum 0.0	Default 0.0	
Associations Attributes			
Hardware			

Notes These constants are sequenced out of the sequencer micro-processor output bus in a timed manner and are written as a normal Wishbone bus transaction to any available attribute of the controller. Pattern constants are defined as being 16-bit or 32-bit values. 16-bit values contain the attribute address in the most significant 16-bit field and the value to be written to the attribute in the lower 16-bit field. 32-bit values contain just the attribute value and must be used with a valid 'device address' (LDA instruction) to define the attribute address.

Attribute name	SeqPgmMem	array size 1024
Function	Defines the start address of the seque	ncer program store memory area.
Firmware module	CFG	version 2.20
Description	consists of an assembled collection of operands. These codes are loaded to t starting at this address. There are 102- is written little-endian.	
Usage Read / Write	9.	
Address 0x4000 => 0)x43FF	
Calibration Units	Value Slope 1.0	Offset 0.0
Limits Maximum 65	5535.0 Minimum 0.0	Default 0.0
Associations Attributes		
Hardware		
Notes		

Pixel Services Module (PIX) Attributes

The Pixel Services firmware is a Wishbone slave module connected to the FPGA internal Wishbone bus. The attributes of this module control the flow of pixel data from the front end (CDD or IR AFE(s)) to the Local Control Board (LCB) data multiplexor.

The WishBone Bus module address for the PIX Services module is 0x08.

Attribute name	PixResetCmd	array size 1
Function	Provides a local reset to the Pix firmwar	e module
Firmware module	PIX	version 2.21
Description	Writing a value of 1.0 (true) to this attribute resets the internal functions of the Pixel Services firmware.	
	This action sets the default conditions a StreamModeEnable = 0.	s follows:

Usage	Write only.			
Address	0xFFFE			
Calibration	1 Units Boolean	Slope 1.0	Offset	0.0
Limits Max	ximum 1.0	Minimum 0.0	Default	0.0
Associatior Attribu		ble.		
Hardwa	are			

Attribute name	PixCodeld	array size 1
Function	Returns the PIX Module firmware revision	on level value
Firmware module	PIX	version 2.21
Description	changes that require software (assimila	aces. lescribe application levels (e.g. 1.xx CD production code versions, 3.xx is IR decimal) generally incorporate functional te tool) to be used to extract new functionality (e.g. incorporation of a new
Usage Read only.		
Address OxFFFF		
Calibration Units	Revision Slope 100.0	Offset 0.0
Limits Maximum 65	55.35 Minimum 0.0	Default 2.21
Associations Attributes Non	ie.	
Hardware Non	ie.	

Attribute declaration

Attribute name	PixModuleId	array size 1
Function	Returns the function code of the PIX mo	dule to confirm its presence.
Firmware module	PIX	version 2.21
Description	Reading this attribute enables any interrogating device to confirm the presence of this module at the given module select address. The constant assigned to the PIX identification attribute has the value 204.	
	Values between 100 and 199 represent identity codes. Values between 200 and 299 represent identity codes.	
UsageRead only.Address0xFFFE		
Calibration Units	Ident Slope 1.0	Offset 0.0
Limits Maximum 65	5535.0 Minimum 0.0	Default 204.0
Associations Attributes Non	ne.	
Hardware Non	ie.	

Attribute name	PixModInStatus	array size 1
Function	Returns the System status word as see	en by the module
Firmware module	PIX	version 2.21
Description	The system status word is defined by the interconnect system of the Wishbone bus that interconnects all firmware modules internal to the FPGA. This status word is broadcast to each module and is used to convey state information concerning the configuration and functional state of the controller.	

Usage Read of	only.		
Address OxFFF	D		
Calibration Uni	its Boolean	Slope 1.0	Offset 0.0
Limits Maximum	Oxffffffff	Minimum 0.0	Default 0.0
Associations Attributes		tus, PSMModOutStatus, Cl tus, ClkModOutStatus.	GModOutStatus, PIXModOutStatus,
Hardware	See the Wiki pag	e link given below.	

More information

See <u>http://www.noao.edu/wiki/index.php/Firmware_Topics -</u> Wishbone_system_status_signal_assignment

Attribute name	PixModOutStatus	array size 1		
Function	Provides local status information on the PIX module state			
Firmware module	ΡΙΧ	version 2.21		
Description	Reading this attribute provides additional state information internal to the LCB module. In this firmware revision the only significant bit is the LSB that indicates the state of the image buffer memory DDR2 dynamic ram controller. When bit 0 indicates true the memory controller has been successfully initialized.			
	Bit Significance 0 MemCntrlInitDone	Bit Significance		
Usage Read only.				
Address 0xFFFC				
Calibration Units	Boolean Slope 1.0	Offset 0.0		
Limits Maximum 0x	fffffff Minimum 0.0	Default 0.0		
Associations Attributes None	e.			
Hardware LCB:I	MEM_PWR_EN, LCB:U37			

Attribute name	StreamModeEnable	array size ¹
Function	Enables direct transfer of pixel data to th	e PAN without local image buffering.
Firmware module	PIX	version 2.21
Description	This attribute is set true by default. When true, the pixel data stream generated by the AFE hardware and acquired by the AFE firmware is transferred to the destination communication ports without using the image buffer memory in the DHE. The destination ports are determined by the SCDataDestination and QLDataDestination attributes.	

Usage	Read / Write.			
Address	0x0102			
Calibratio	N Units Boolean	Slope 1.0	Offset	0.0
Limits Ma	iximum 1.0	Minimum 0.0	Default	1.0
Associatio Attribu	scDataDestinati	ion, QLDataDestination, EmbedSyr n, QLDataPrecision.	ncEnable, F	PackPixelMode,
Hardw	are			

Attribute name	EmbedSyncEnable	array size 1
Function	Enables image frame and line markers	to be embedded into the pixel data
Firmware module	PIX	version 2.21
Description	If set true, and the sequencer code has and PULSE_LINE EFR register codes to respective markers are inserted into Pix positions. This allows the PAN to detect within the frame to align the data and de	elData(31) and PixelData(30) bit the start of frame and start of each line

Usage Read /	Write.			
Address 0x0101	I			
Calibration Uni	ts Boolean	Slope 1.0	Offset	0.0
Limits Maximum	1.0	Minimum 0.0	Default	0.0
Associations Attributes	PackPixelMode.			
Hardware	None.			

Notes This option cannot be used with the **PackPixelMode** attribute set true.

Attribute name	PackPixelMode	array size 1		
Function	Enables the packing of two 16-bit pixel data values into one 32-bit word.			
Firmware module	ΡΙΧ	version 2.21		
Description	Setting this attribute true enables the logic to pack two 16-bit pixel data values into one 32-bit word used to transmit the data to the PAN. This attribute only applies to data transported by the SFPDP (Systran) communication port. The advantage of this is to reduce the bandwidth requirements of the communication port by a factor of 2. When the StreamModeEnable attribute is set false this also reduces the time (latency) of the pixel transmission by half. If 18-bit data is required (by appropriately setting the SCDataPrecision , QLDataPrecision attributes) then setting this attribute true truncates the pixel data to PixelData(15:0).			
Usage Read / Write				
Address 0x0103				
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0		
Limits Maximum 1.0	O Minimum 0.0	Default 0.0		
	amModeEnable, SCDataDestination, Q bedSyncEnable, SCDataPrecision, QLD			
Hardware				

Attribute name	SCDataDestination array size ¹		
Function	Determines to which communication port science data will be sent		
Firmware module	ΡΙΧ	version 2.21	
Description	 This attribute determines through which communications port to send the acquired raw pixel data stream i.e. the science data stream. The bit significance for this attribute is: Bit Destination port 4 SFPDP (Systran) communication port 5 SYNC-OUT communication port 6 UART communication port 7 GIGe pixel stream communications port Note that a value of 0 indicates No port i.e. bit bucket 		
Usage Read / Write	э.		
Address 0x0026			
Calibration Units	Boolean Slope 1.0	Offset 0.0	
Limits Maximum 15	5.0 Minimum 0.0	Default 0.0	
Associations Attributes SCE	DataPrecision.		
Hardware Non	e.		

Attribute name	SCDataPrecision	array size	1	
Function	Establishes the format of the science pixel data to send to the PAN			
Firmware module	ΡΙΧ	version ²	.21	
Description	The CCD AFE variant acquires data from the video channels as 18-bit unsigned integers. This attribute allows you to optionally select a 16-bit value where the dynamic range of the raw pixel data word is not required. The value significance of this attribute is: Value Pixel data word format 0 16-bit from PixelData(15:0) 1 16-bit from Pixeldata(16:1) 2 16-bit from Pixeldata(17:2) 3 18-bit native data.			
Usage Read / Write				
Address 0x0025				
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset	0.0	
Limits Maximum 3.0) Minimum 0.0	Default	0.0	
Associations Attributes SCD	ataDestination.			
Hardware None	e.			

Attribute name	QLDataDestination	array size ¹	
Function	Determines to which communication port 'quick look' data will be sent		
Firmware module	PIX	version 2.21	
Description	 This attribute determines through which communications port to send the processed 'Quick Look' pixel data stream i.e. image display data stream. The bit significance for this attribute is: Bit Destination port 0 SFPDP (Systran) communication port 1 SYNC-OUT communication port 2 UART communication port 3 GIGe pixel stream communications port Note that a value of 0 indicates No port i.e. bit bucket		
Usage Read / Wri	te.		
Address 0x0022			
Calibration Units	Boolean Slope 1.0	Offset 0.0	
Limits Maximum	5.0 Minimum 0.0	Default 0.0	
Associations Attributes QL	.DataPrecision, QLModeSel, QLRowBi	n, QLColumnBin.	
Hardware No	ne.		
Notes Multiple dest	ination communication ports can be spec	ified in the attribute.	
	essing for the quick look display feature is ata in this release of firmware.	s currently disabled. QL data is the same	

Attribute name	QLDataPrecision	array size	1	
Function	Establishes the format of the quick look pixel data to send to the display device.			
Firmware module	PIX	version 2	21	
Description	The CCD AFE variant acquires data from integers. This attribute allows you to op dynamic range of the raw pixel data wor of this attribute is: Value Pixel data word format 0 16-bit from PixelData(15:0) 1 16-bit from Pixeldata(16:1) 2 16-bit from Pixeldata(17:2) 3 18-bit native data.	otionally select a 16-	bit value where the	
Usage Read / Write).			
Address 0x0021				
Calibration Units	Boolean Slope 1.0	Offset	0.0	
Limits Maximum 3.	0 Minimum 0.0	Default	0.0	
Associations Attributes QLDataDestination, QLModeSel, QLRowBin, QLColumnBin.				
Hardware Non	e.			
	sing for the quick look display feature is a a in this release of firmware.	currently disabled. C	QL data is the same	

Attribute name	QLModeSel	array size ¹
Function	Selects which data stream to send to th	e PAN, Science or Quick Look
Firmware module	PIX	version 2.21
Description	Setting this attribute true selects the Qu the PAN.	ick Look data stream for transmission to
	When this attribute is false, the Science	data stream is sent to the PAN.

Usage	Read / Write.			
Address	0x0020			
Calibratio	N Units Boolean	Slope 1.0	Offset	0.0
Limits Ma	aximum 1.0	Minimum 0.0	Default	1.0
Associatio Attrib	utes ScDataDestinati QLRowBin, QLC	on, ScDataPrecision, QLDataDesti olumnBin.	nation, QLI	DataPrecision,

Notes The preprocessing for the quick look display feature is currently disabled. QL data is the same as science data in this release of firmware.

Attribute name	QLRowBin	array size 1		
Function	Sets the row binning factor for quick look display data			
Firmware module	ΡΙΧ	version 2.21		
Description	This attribute determines the row binning factor applied to quick look data before transmitting the data to the display device. Essentially this allows the display image data size to be decimated to reduce transmission time. The value significance of this attribute is: Value Row binning factor 0 No Binning 1 2 x binning 2 4 x binning 3 8 x binning			
Usage Read / Write).			
Address 0x0024				
Calibration Units	Rows. Slope 1.0	Offset 0.0		
Limits Maximum 3.	0 Minimum 0.0	Default 0.0		
Associations Attributes QLDataDestination, QLDataPrecision, QLModeSel, QLColumnBin.				
Hardware Non	e.			
	using for the quick look display feature is o a in this release of firmware.	currently disabled. QL data is the same		

Attribute name	QLColumnBin	array size 1	
Function	Sets the column binning factor for quick	k look display data	
Firmware module	ΡΙΧ	version 2.21	
Description	This attribute determines the column binning factor applied to quick look data before transmitting the data to the display device. Essentially this allows the display image data size to be decimated to reduce transmission time. The value significance of this attribute is: Value Row binning factor 4 No Binning 5 2 x binning 6 4 x binning 7 8 x binning		
Usage Read / Write	Э.		
Address 0x0023			
Calibration Units	Rows. Slope 1.0	Offset 0.0	
Limits Maximum 3.	0 Minimum 0.0	Default 0.0	
Associations Attributes QLDataDestination, QLDataPrecision, QLModeSel, QLRowBin.			
Hardware Non	e.		
	using for the quick look display feature is o ta in this release of firmware.	currently disabled. QL data is the same	

Attribute name	AcqPxICount	array size	1
Function	Displays the number of pixels acquire	d in the last image	9
Firmware module	PIX	version	2.21
Description	This read only attribute displays the new Services module from the AFE Controductor columns x number of detector the accumulated value is cleared autor PULSE FRAME command via the EFI cleared using the ClearStats attribute	I module. This is r rows. omatically when th R register or it car	normally the number of he sequencer issues a

Usage Read	only.			
Address 0x010	6			
Calibration Un	its Pixels	Slope 1.0	Offset	0.0
Limits Maximum	4294967295.0	Minimum 0.0	Default	0.0
Associations Attributes	ClearStats.			
Hardware	None.			

Attribute name	PanPxICount	array size	1		
Function	Displays the number of pixels sent to th	Displays the number of pixels sent to the PAN in the last image			
Firmware module	ΡΙΧ	version	2.21		
Description	This read only attribute displays the nur Pixel Services.	This read only attribute displays the number of pixels sent to the PAN by the Pixel Services.			
	The accumulated value is cleared autor PULSE FRAME command via the EFR cleared using the ClearStats attribute.				
Usage Read only.					
Address 0x0107					
Calibration Units	Pixels Slope 1.0	Offse	t 0.0		
Limits Maximum 42	294967295.0 Minimum 0.0	Defa	ult 0.0		
Associations Attributes Clea	arStats, PackPixelMode, QLRowBin, QL	.ColumnBin.			
Hardware	_				

None.

Notes If the **PackPixelMode** attribute is true, the number displayed here will be half the value of the **AcqPixCount** attribute.

The value of this attribute is unaffected by the **ScDataDestination** and **QLDataDestination** attributes.

Attribute name	MaxPixelvalue	array size ¹
Function	Displays the maximum pixel data value	acquired in the last image
Firmware module	PIX	version 2.21
Description	This read only attribute displays the maximum value found in the last pixel image data stream. The value is cleared automatically when the sequencer issues a PULSE FRAME command via the EFR register or it can be programmatically cleared using the ClearStats attribute.	
	-	

Usage Read of	only.			
Address 0x0105	5			
Calibration Unit	ts ADU	Slope 1.0	Offset	0.0
Limits Maximum	262143.0	Minimum 0.0	Default	0.0
Associations Attributes	ScDataPrecision	n, QLDataPrecision.		
Hardware	None.			

Attribute name	MinPixelvalue	array size ¹
Function	Displays the minimum pixel data value	acquired in the last image
Firmware module	ΡΙΧ	version 2.21
Description	This read only attribute displays the min data stream. The value is cleared automatically when FRAME command via the EFR register using the ClearStats attribute.	

Usage Read	only.			
Address 0x010)4			
Calibration Un	iits ADU	Slope 1.0	Offset	0.0
Limits Maximum	1 262143.0	Minimum 0.0	Default	262143.0
Associations Attributes	ScDataPrecisio	n, QLDataPrecision.		
Hardware	None.			

Attribute name	ClearStats	array size	• 1
Function	Clears the statistics counters		
Firmware module	PIX	version	2.21
Description	Use this attribute to clear the results of	the statics coun	ters.
	The values are also cleared when the sequencer issues a PULSE FRAME command via the EFR register.		

Usage w	/rite only.			
Address 0	x0108			
Calibration	Units Boolean	Slope 1.0	Offset	0.0
Limits Maxin	mum 1.0	Minimum 0.0	Default	0.0
Associations Attribute		anPxlCount, MaxPixelvalue, MinPix	elvalue.	
Hardwar	e None.			

Attribute	name	BlkReadFromBuffr	array size)	
Function		Initiates a block read from the	pixel image buffer memo	гу	
Firmware	e module	PIX	PIX version 2.21		
Descriptio	n	Setting this attribute true initiates a block read from the pixel image buffer memory. The parameters for reading should have been set in the ReadBuffrOrigin , ReadBuffrLength , and ReadBuffrIncValue attributes.		set in the	
		After this attribute is set true to pixel data from the memory to QLModeSel attribute.			
		All normal processing modes the data stream.	(i.e. data precision, binnin	g, etc.) are applied to	
Usage	Read / Write	} .			
Address	0x001B				
Calibratio	ON Units	Boolean Slope 1.0	Offse	t 0.0	
Limits M	laximum 1.0	0 Minimum 0.0	Defa	ult 0.0	
Associatic Attrik	outes Rea ScD	dBuffrOrigin, ReadBuffrLengt DataPrecision, QLDataDestinat ModeSel, QLRowBin, QLColun	tion,QLDataPrecision,QL	-	
Hard	ware Non	е.			
		attribute returns the current statu ates, when true, that the Image			
	Image buffer fo	unctionality is untested in this ve	ersion of the firmware.		

Attribute name	ReadBuffrOrigin	array size 1
Function	Sets the memory address of the origin memory.	n of a block read from the image buffer
Firmware module	ΡΙΧ	version 2.21
Description	This attribute sets the base address fr during a block read operation.	rom where the pixel data is read from
	Normally, image data is stored in the i from an address origin of zero.	image buffer memory as a linear array
	The PULSE FRAME command, issue pointer for the image buffer memory to	d by the sequencer sets the write address o zero.
Usage Read / Write		
Address 0x0018		
Calibration Units	Address Slope 1.0	Offset 0.0
Limits Maximum 67	108863.0 Minimum 0.0	Default 0.0

Associations	
Attributes	BlkReadFromBuffr, ReadBuffrLength, ReadBuffrIncValue, ScDataDestination, ScDataPrecision, QLDataDestination,QLDataPrecision,QLDataPrecision,
	QLModeSel, QLRowBin, QLColumnBin

Hardware None.

Notes Image buffer functionality is untested in this version of the firmware.

Attribute name	ReadBuffrLength	array size 1
Function	Sets the required number of words to re during a block read operation.	ead from the image buffer memory
Firmware module	PIX	version 2.21
Description	Set this attribute to the number of pixel during a block read operation.	data values that are required to be read
	The value is before any binning is applied	ed.

Usage Re	ead / Write.			
Address ^{0x}	x0019			
Calibration	Units Pixels	Slope 1.0	Offset	0.0
Limits Maxin	mum 67108863.0	Minimum 0.0	Default	0.0
Associations Attributes	BlkReadFromBu ScDataPrecision	ffr, ReadBuffrOrigin, ReadBuffrInc , QLDataDestination,QLDataPrecis RowBin, QLColumnBin	•	
Hardware	e			

Attribute name	ReadBuffrIncValue	array size 1
Function	Sets the address increment value during buffer memory.	g block read operations from the image
Firmware module	PIX	version 2.21
Description	The address counter will be incremente this attribute. Setting this value to value descramble individual amplifiers from th buffer memory.	s greater than 1 will allow you to

Usage F	Read / Write.			
Address (Dx001A			
Calibration	Units Skip	Slope 1.0	Offset	0.0
Limits Maxi	imum 67108863.0	Minimum 0.0	Default	0.0
Associations Attribute Hardwar	es BlkReadFromBu ScDataPrecision QLModeSel, QLF	ffr, ReadBuffrOrigin, ReadBuffrLei , QLDataDestination,QLDataPrecis RowBin, QLColumnBin		

Attribute name	BlkWrtToBuffr	array size	1	
Function	Initiates a block write to the image buffer	Initiates a block write to the image buffer memory.		
Firmware module	PIX	version 2.2	21	
Description	Setting this attribute true initiates a block write to the pixel image buffer memory. The parameters for writing should have been set in the WrtBuffrDataValue, WrtBuffrOrigin, WrtBuffrLength, and WrtBuffrIncVal attributes.			
	memory with the constant in the WrtBuff		-	
Usage Read / Write.				
Address 0x0014				
Calibration Units E	Boolean Slope 1.0	Offset	0.0	
Limits Maximum 1.0	Minimum 0.0	Default	0.0	
Associations Attributes WrtB	BuffrDataValue, WrtBuffrOrigin, WrtBuff	rLength, WrtBuffr	IncValue	
Hardware None	۶.			
Notes Image buffer fu	nctionality is untested in this version of the	e firmware.		

Attribute name	WrtBuffrDataValue	array size	1
Function	Sets the constant to write to the image operation.	buffer memory d	luring a block write
Firmware module	PIX	version	2.21
Description	 This attribute is 32-bits wide but several significance is: Value Constant written to memory 0 Clear memory with zeros. 1 Write the write count to mem 2 – max Write the value of the attributed of the a	nory	cial. The value

Usage	Read / Write.		
Address	0x0013		
Calibrati	ON Units Value Slope 1.0	Offset	0.0
Limits M	/aximum 2147483647.0 Minimum 0.0	Default	0.0
Associati Attri	ONS butes BlkWrtToBuffr, WrtBuffrOrigin, WrtBuffrLength, Wr	rtBuffrIncV	alue
Harc	lware		
Notes	Image buffer functionality is untested in this version of the firmwa	are.	

Attribute name	WrtBuffrOrigin	array size 1
Function	Sets the memory address of the origin memory.	of a block write to the image buffer
Firmware module	PIX	version 2.21
Description	This attribute sets the base address fro begins	m where the block write operation
Usage Read / Write		
Address 0x0010		
Calibration Units	Address Slope 1.0	Offset 0.0
Limits Maximum 67	2108863.0 Minimum 0.0	Default 0.0
Associations Attributes BlkV	WrtToBuffr, WrtBuffrDataValue, WrtBu	frLength, WrtBuffrIncValue

Hardware

None.

Notes Image buffer functionality is untested in this version of the firmware.

Attribute name	WrtBuffrLength	array size 1
Function	Sets the required number of words to w block write operation.	rite to the image buffer memory during a
Firmware module	PIX	version 2.21
Description	Set this attribute to the number of pixel data values that are required to be written during a block read operation.	

Usage	Read / Write.		
Address	0x0011		
Calibrati	ion Units Words Slope 1.0	Offset	0.0
Limits	Maximum 67108863.0 Minimum 0.0	Default	0.0
Associati Attri	iONS ibutes BlkWrtToBuffr, WrtBuffrDataValue, WrtBuffrOrigin	n, WrtBuffrli	ncValue
Hard	dware		
Notes	Image buffer functionality is untested in this version of the firmw	vare.	

Attribute name	WrtBuffrIncValue	array size 1
Function	Sets the address increment value durin buffer memory.	ng a block write operation to the image
Firmware module	PIX	version 2.21
Description	The address counter will be incremented after each pixel writen by the value of this attribute.	

Usage	Usage Read / Write.			
Address	0x0012			
Calibratio	1 Units Skip Slope 1.0	Offset	0.0	
Limits Ma	ximum 67108863.0 Minimum 0.0	Default	0.0	
Associatior Attribu		WrtBuffrL	ength	
Hardw	are None.			
Notes Ir	nage buffer functionality is untested in this version of the firmwa	re.		

AFE Control Module (AFE) Attributes

The Analog Front End (AFE) Control firmware is a Wishbone slave module connected to the FPGA internal Wishbone bus. The attributes of this module control the clocking, bias voltage generation, and pixel data acquisition functions of the controller.

The WishBone Bus module address for the AFE Control module is 0x10.

Attribute name	AfeResetCmd	array size 1
Function	Provides a local reset to the Pix firmware module	
Firmware module	AFE	version 2.21
Description	Writing a value of 1.0 (true) to this attribute resets the internal functions of the AFE Control firmware.	
	This action sets the default conditions as follows: TelScanInt = 1000, TelScanCmd = 0, SimDatType = 0, ChanSrcSlct = [1,2,3,4,5,6,7,8], AfeInterfaceEnbl = 3, CdsPortConfigReg = 1, ClkPortConfigReg = 1, CdsChanSlctReg = 255.	
Usage Write only.		
Address OxFFFE		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 1.0	0 Minimum 0.0	Default 0.0
Associations Attributes TelScanInt, TelScanCmd, SimDatType, ChanSrcSlct], AfeInterfaceEnbl, CdsPortConfigReg, ClkPortConfigReg, CdsChanSlctReg.		
Hardware	1121 CB-1150 CB-YA1 11-B3-B4 CB-YA2 11-B	3-BA LOBIATE OLKRIASIO83

LCB:U21, LCB:U59, LCB:XA1J1:B3-B4, LCB:XA2J1:B3-B4, LCB:AFE_CLKBIASIO83, LCB:AFE_CLKBIASIO84, AFE:P1:83, AFE:AFE_CTRL_ENABLE.

Notes

Attribute name	AfeCodeId	array size 1
Function	Returns the AFE Module firmware revision	ion level value
Firmware module	AFE	version 2.21
Description	Reading this attribute provides the firmware revision level of this module as a major revision level with two decimal places. Major level revision codes are used to describe application levels (e.g. 1.xx indicates development code, 2.xx are CCD production code versions, 3.xx is IR camera production code, etc.). Semi-major code changes (i.e. the first decimal) generally incorporate functional changes that require software (assimilate tool) to be used to extract new attribute values and/or incorporate new functionality (e.g. incorporation of a new image buffer scheme, etc.). Minor revision levels are for bug fixes and/or enhancements without affecting functionality.	
Usage Read only.		
Address OxFFFF		
Calibration Units	Revision Slope 100.0	Offset 0.0
Limits Maximum 65	5.35 Minimum 0.0	Default 2.21
Associations Attributes Non	e.	
Hardware Non	e.	

Attribute declaration

Attribute name	AfeModuleId	array size 1	
Function	Returns the function code of the AFE co	ontrol module to confirm its presence.	
Firmware module	PIX	version 2.21	
Description	Reading this attribute enables any interrogating device to confirm the presence of this module at the given module select address. The constant assigned to the AFE identification attribute has the value 205. Values between 100 and 199 represent MONSOON Orange hardware module		
	identity codes. Values between 200 and 299 represent identity codes.	MONSOON Torrent firmware module	
Usage Read only. Address 0xFFFE			
	Ident Slope 1.0	Offset 0.0	
Limits Maximum 65	5535.0 Minimum 0.0	Default 205.0	
Associations Attributes Non	le.		
Hardware Non	e.		

Attribute name	AfeModInStatus	array size 1
Function	Returns the System status word as seen by the module	
Firmware module	AFE	version 2.21
Description	The system status word is defined by the interconnect system of the Wishbone bus that interconnects all firmware modules internal to the FPGA. This status word is broadcast to each module and is used to convey state information concerning the configuration and functional state of the controller.	

Usage Read of	only.			
Address OxFFF	D			
Calibration Uni	its Boolean	Slope 1.0	Offset 0.0	
Limits Maximum	Oxfffffff	Minimum 0.0	Default 0.0	
Associations Attributes		tus, PSMModOutStatus, Cl tus, ClkModOutStatus.	FGModOutStatus, PIXModOutS	tatus,
Hardware	See the Wiki pag	e link given below.		

More information

See <u>http://www.noao.edu/wiki/index.php/Firmware_Topics -</u> Wishbone_system_status_signal_assignment

Attribute name	AfeModOutStatus	array size 1	
Function	Provides local status information on the AFE module state		
Firmware module	AFE	version 2.21	
Description	Reading this attribute provides additional module.The bit significance of the status Bit Significance Bi 0 AFE Test Point refresh active(*) 1 4 Test Point command Fifo empty 5 8 Telemetry Scan trigger active 5 (*) This occurs as part of the AFE power registers on the AFE board.	word is: t Significance AFE DAC refresh active(*) 5 DAC command fifo empty 6 TP & Dac refresh request active	
Usage Read only.			
Address OxFFFC			
Calibration Units E	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum Oxf	fffffff Minimum 0.0	Default 0.0	
Associations Attributes Pwrl	JpAfeSupplies		
Hardware			

Attribute na	ame	TelScanCmd	array size ¹
Function		Initiates a telemetry read cycle for th	he selected channel on the AFE board
Firmware n	nodule	AFE	version 2.21
Description		value to this attribute. This is only a disabled by setting the TelScanInt a value set to this attribute is: Bit Telemetry channel 0 Clock and Bias voltage teleme 2 Clock DAC low voltage teleme 4 Bias DAC monitor telemetry	try 3 Clock DAC high voltage telemetry 5 Video Offset DAC monitor telemetry ed for all AFE boards that are present and
Usage	Usage Read / Write.		
Address (0xF003		
Calibration Units Boolean Slope 1.0 Offset 0.0			
Limits Max	timum 63	.0 Minimum 0.0	Default 0.0
Associations Attributes TelScanInt, Afe1LvBiasTel, Afe1HvBiasTel, Afe1ClkTel, Afe1RefTel, Afe1AuxTelReg, Afe2LvBiasTel, Afe2HvBiasTel, Afe2ClkTel, Afe2RefTel, Afe2AuxTelReg			
Hardwa	Hardware LCB:AFE_CLKBIASIO57-58-59-61-62-63, AFE:U41, AFE:/TELMON0_SYNC, AFE:/TELMON1_SYNC, AFE:/TELADC0_SYNC, AFE:/TELMUX0_SYNC, AFE:TELMUX1_SYNC, AFE:TELADC_DIN, AFE:U141, AFE:TEL_SCLK, AFE:TELADC_DOUT, AFE:/TELMON_DOUT0, AFE:/TELMON_DOUT1. AFE:AFE_DATA14-16-17, LCB:AFE_PWRDATA14-16-17-32-34-35.		
Notes This attribute can only be set true when the periodic scan is switched off i.e. TelScanInt = 0.			
The attribute is cleared as soon as the firmware begins the telemetry scan process so reading this attribute back and finding it zero indicates acceptance of the command.			
Automatic or periodic telemetry scans only read the Clock and Bias voltage telemetry and Reference voltage telemetry channels.			

Attribute declaration

Attribute name	TelScanInt	array size 1
Function	Sets the period between the automatic of	or periodic AFE telemetry read scans.
Firmware module	AFE	version 2.21
Description	Under normal use, the telemetry channels are scanned in a periodic manner to update the relevant attributes. In this way the PAN can access the telemetry values without the delay associated with reading the actual value. The latency of these values is thus set by the period set to this attribute. During readout the periodic telemetry scans can be disabled by the sequencer to reduce possible interference. The sequencer uses the READOUT_BUSY and READOUT_IDLE command codes issued to the EFR register to achieve this. Setting the attribute value to zero disables periodic telemetry scans.	
Usage Read / Write	э.	
Address 0xF004		
Calibration Units	milliSec. <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 40	095.0 Minimum 0.0	Default 1000.0
Associations Attributes Afe1LvBiasTel, Afe1HvBiasTel, Afe1ClkTel, Afe1RefTel, Afe2LvBiasTel, Afe2HvBiasTel, Afe2ClkTel, Afe2RefTel.		
AFE	AFE_CLKBIASIO57-58-59-61-62-63, AFE:U41, AFE:/TELMON0_SYNC, AFE:/TELMON1_SYNC, /TELADC0_SYNC, AFE:/TELMUX0_SYNC, AFE:TELMUX1_SYNC, AFE:TELADC_DIN, AFE:U141, TEL_SCLK, AFE:TELADC_DOUT, AFE:/TELMON_DOUT0, AFE:/TELMON_DOUT1. AFE_DATA14-16-17, LCB:AFE_PWRDATA14-16-17-32-34-35.	
Notes		

Attribute name	AfeInterfaceEnbl	array size 1
Function	Enables the electrical interface to the AF	E boards.
Firmware module	AFE	version 2.21
Description	A scan of the hardware configuration is performed after the FPGA boot operation has completed. A scan can also be initiated by using the DetectI2CBus attribute. After the detection of the hardware this attribute is set to indicate which AFE boards are present. Bit 0 indicates the detection of AFE1 and bit 1 indicates the detection of AFE2. At any time after the detection process this attribute can be modified to physically turn off the electrical interface to an AFE board by setting the appropriate bit to zero. This action also removes power from the affected AFE board. This could be used to conserve power dissipation when the second AFE board is not required for normal operation. Reading this attribute after boot will indicate the position of the detected AFE boards in the DHE.	
Usage Read / Write		
Address 0xF000		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 3.0) Minimum 0.0	Default 3.0
Associations Attributes Dete	ectl2CBus.	
	U21, LCB:U59, LCB:XA1J1:B3-B4, LCB:XA2J1:B AFE_CLKBIASIO84, AFE:P1:83, AFE:AFE_CTRL_	

BiasEnbl	array size ¹
Connects the bias voltage groups to the the AFE	e detector via the isolation switches on
AFE	version 2.21
 The bias voltages are connected to the connected to the TSM) when this attribucontrols a group of four bias potentials. Bit Bias group 0 AFE1 Low voltage biases 0:3 2 AFE1 High voltage biases 0:3 4 AFE2 Low voltage biases 0:3 6 AFE2 High voltage biases 0:3 	ute is set true. Each bit of this attribute
Boolean Slope 1.0	Offset 0.0
5.0 Minimum 0.0	Default 0.0
UpAfeSupplies, WatchDogEnable.	
U46, AFE:U47, AFE:U53,AFE:U54, AFE:U141, AF	FE:U142
	Connects the bias voltage groups to the the AFE AFE The bias voltages are connected to the connected to the TSM) when this attribu- controls a group of four bias potentials. Bit Bias group 0 AFE1 Low voltage biases 0:3 2 AFE1 High voltage biases 0:3 3 AFE2 Low voltage biases 0:3 6 AFE2 High voltage biases 0:3 6 AFE2 High voltage biases 0:3 7 AFE2 High voltage biases 0:3 8 Boolean Slope 1.0 5.0 Minimum 0.0

Notes This attribute is set false when the **PwrUpAfeSupplies** attribute is set false, or when the **WatchDogEnable** attribute is set false, or when the watchdog triggers a reboot due to the loss of the clock signal.

Attribute name	ClkEnbl	array size 1
Function	Connects the clock voltage groups to th the AFE	ne detector via the isolation switches on
Firmware module	AFE	version 2.21
Description	The clock voltages are connected to the connected to the TSM) when this attribu controls a group of four clock generator is: Bit Bias group 0 AFE1 Clock group 0:3 2 AFE1 Clock group 0:3 4 AFE2 Clock group 0:3 6 AFE2 Clock group 8:11	ute is set true. Each bit of this attribute
Usage Read / Write).	
Address 0xF008		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 25	55.0 Minimum 0.0	Default 0.0
Associations Attributes PwrUpAfeSupplies, WatchDogEnable.		
Hardware LCB:	AFE_CLKBIAS19:22, AFE:U8, AFE:U9, AFE:U10), AFE:U12, AFE:146, AFE:U147.

Notes This attribute is set false when the **PwrUpAfeSupplies** attribute is set false, or when the **WatchDogEnable** attribute is set false, or when the watchdog triggers a reboot due to the loss of the clock signal.

Attribute name	ClkPortConfigReg	array size	1
Function	Configures the mode of the functional co	ontrol of the clock st	ate attribute
Firmware module	AFE	version 2.2	21
Description	This attribute determines the way in whi attribute is interpreted. The mode values facilitate the writing and maintenance of significance of this attribute is: Value Mode 0 AFE1 and AFE2 independent. V AfeClkStateReg(31:16) => AFI 1 AFE2 slaved to AFE1. Write 16 AfeClkStateReg(15:0) => AFE 2 AFE1 slaved to AFE2. Write 32 AfeClkStateReg(31:16) => AFI	Write 32-bit data to E2, AfeClkStateRe bit data to AfeClkS 2, AfeClkStateReg	ConfigReg attribute e. The value AfeClkStateReg. g(15:0) => AFE1 StateReg. (15:0) => AFE1 StateReg.
Usage Read / Write			
Address 0x3000			
Calibration Units	Boolean Slope 1.0	Offset	0.0
Limits Maximum 2.0	O Minimum 0.0	Default	0.0
Associations Attributes AfeC	ClkStateReg.		
Hardware None	e.		

Attribute name	AfeClkStateReg	array size	1
Function	Sets the clock pattern state to the detector		
Firmware module	AFE	version	2.21
Description	Data values written to this attribute set	the clock pattern	state directly. 7

Description Data values written to this attribute set the clock pattern state directly. The sequencer constructs the sequence of clock states at the detector by stuffing values into this attribute at programmed intervals. The word written to this attribute has different number of significant bits depending on the value of the **ClkPortConfigReg** attribute. When the **ClkPortConfigReg** is non-zero, the clock words are written simultaneously to AFE1 and AFE2 boards. When the **ClkPortConfigReg** attribute is set to zero, there is a 12ns delay between writing the independent clock values to AFE1 board and AFE2 board.

Usage Read	/ Write.		
Address 0x300	02		
Calibration Ur	nits Boolean Slope 1.0	Offset	0.0
Limits Maximun	n 4294967295.0 /inimum 0.0	Default	1.0
Associations Attributes	ClkPortConfigReg, ClkEnbl.		
Hardware	LCB:AFE_CLKBIASIO00:15, LCB:AFECLKBIASIO82:83, LCB: AFE:U149,	XA1J1, LCB:XA	.2J1, AFE:U63,

Notes

Attribute declaration

Attribute name	CdsPortConfigReg	array size	1
Function	Configures the mode for the selection of (CDS) circuits.	active Correlated	Double Sampler
Firmware module	AFE	version 2.	21
enableo	ribute allows you to set groups of the AFE d and written to as copied versions of the of es. The mode values set to the CdsPortC intenance of the sequencer code. The val Mode AFE1 and AFE2 CDS are independent. attribute determines the active CDS circu AFE2 active channels slaved to AFE1 ac CdsChanSictReg attribute determines the AFE1 active channels slaved to AFE2 ac CdsChanSictReg attribute determines the AFE1 active channels slaved to AFE2 ac CdsChanSictReg attribute determines the AII AFE CDS channels selected. CdsCh	CdsChanSlctReg configReg attribute lue significance of The value of the C uits. ctive channels. Bits the AFE1 and AFE ctive channels. Bits the AFE1 and AFE	and CdsStateReg e facilitate the writing this attribute is: dsChanSlctReg s 3:0 of the 2 active CDS circuits s 7:4 of the 2 active CDS circuits
Usage Read / Write.			
Address 0x2000			
Calibration Units B	Boolean <mark>Slope</mark> 1.0	Offset	0.0
Limits Maximum 3.0	Minimum 0.0	Default	1.0
Associations Attributes CdsC	ChanSlctReg, CdsStateReg.		
Hardware			

Attribute name	CdsChanSlctReg	array size 1
Function	Sets the individual CDS channel enable	s for hardware
Firmware module	AFE	version 2.21
Description	data to the CdsStateReg attribute will nThe bit significance for this attribute is:BitChannel0AFE1 CDS channel 12AFE1 CDS channel 3344AFE2 CDS channel 15	is set false in this attribute, writing fresh
Usage Read / Write		
Address 0x2001		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 25	5.0 Minimum 0.0	Default 255.0
Associations Attributes Cds	StateReg, CdsPortConfigReg.	
Hardware LCB:	PWRDATAIO44:47-52:55, AFE:/AFE_CHANSLCT	0:3, AFE:U102, AFE:U117

Notes The **CdsPortConfigReg** attribute defines the **CdsChanSIctReg** data bits (i.e. 7:0, 3:0, 7:4) that are used to select the active CDS channels when a value is written to the **CdsStateReg** attribute.

Attribute name	CdsStateReg	array size 1
Function	Sets the CDS pattern state to the vir	deo processor hardware on the AFE
Firmware module	AFE	version 2.21
Description	 This attribute determines the state that is set to the AFE video processing hardware that have their channels enabled for writing (see the CdsChanSlctReg attribute). The individual bit significance for this attribute is: Bit Video processor state Command to Convert (CDS_CNVRTST) – Initiates ADC conversion Invert video signal (CDS_INV) – Integrate on video portion of sig. Non-invert video signal (CDS_NONINV) – Integrate on reset portion of sig. Integrate (CDS_INTEGRATE) – Allows the integrator to function. DC Restore (CDS_DCRESTORE) – Clamps AC coupled input to GND. Reset Integrator (CDS_RESET) – Resets the integrator output to zero. 	
Usage Read / Write.		
Address 0x2002		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum	63.0 Minimum 0.0	Default 54.0
Associations Attributes CdsChanSIctReg, CdsPortConfigReg.		
Hardware LCB:AFE_PWRDATAIO36:43, LCB:AFE_PWRDATAIO72:73, AFE:U63, AFE_U107, AFE:U102, AFE:U117.		
Notes Note that the CDS_CNVRTST signal is a 25ns pulse, not a level.		
The value of this attribute is written to the active channels defined by the CdsPortConfigReg and CdsChanSlctReg attributes.		

Attribute name	ccdSeqPatMem	array size ⁶⁴	
Function	Code store address for the CDS micro-s	sequencer.	
Firmware module	AFE	version 2.21	
Description	The address of this attribute is the start of the state code for the CDS micro-sequent the pattern generation for the CDS circu in the CFG module. Each word of the moperand field and a time delay field. The Bits Purpose 15:8 Time delay field. Produces a dela The delay is in units of the DClk / 7:0 The operand field. The bit signific Attribute.	ncer. This sequencer is used to offload itry from the main sequencer processor icro-sequencer state code contains an bit fields of each word are: ay until the next word is executed. ' 2 (i.e. 80MHz / 2 = 40Mhz = 25ns)	
Usage Read / Write			
Address 0x2040 => 0	x207F		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0	
Limits Maximum 65	535 Minimum 0.0	Default 0.0	
Associations Attributes CdsStateReg, CcdSeqTrig, CdsChanSlctReg, CdsPortConfigReg.			
Hardware Non	e.		
Notes			

Attribute nam	e CcdSeqTrig	array size	1	
Function	Initiates the CDS micr	Initiates the CDS micro-sequencer function.		
Firmware mod	dule AFE	version	2.21	
Description	on the AFE boards. W sequencer at the addr complete significance Bits Significance 23:16 CDS Channel the description 14:8 Sequence run Circuits.	 23:16 CDS Channel select. One bit for each CDS video channel. See the description for the CdsChanSlctReg attribute. 14:8 Sequence run length. The number of patterns to issue to the CDS Circuits. 5:0 Start address in micro-sequencer pattern memory to begin the 		
Usage Read	d / Write.			
Address 0x20	103			
Calibration U	nits Boolean Slope	1.0 Offse	t 0.0	
Limits Maximu	m 16777215.0 Minimur	n 0.0 Defa	ult 0.0	
Associations Attributes				
Hardware	None.			
		ts the use of the CdsPortConfigR ne CdsChanSlctReg attribute val		
		vrap so specifying a run length val the operands from 0x20 => 0x3F		

Attribute declaration

Attribute name	ChanSrcSlct	array size ⁸		
Function	Selects the physical video channels to be acquired by the DHE and the order in which they are to be sent to the PAN.			
Firmware module	AFE	version 2.21		
Description	Each of the eight ChanSrcSlct attributes define an available acquisition channel Setting individual physical channel numbers to these attributes allows you to specify which video acquisition circuits are selected for acquisition. The legal values for these attributes and the significance is: Value Acquired channel Value Acquired channel 0 Disabled – no data acquired 1 Acquire from AFE1, chan. 1 2 Acquire from AFE1, chan. 2 3 Acquire from AFE1, chan. 3 4 Acquire from AFE1, chan. 4 5 Acquire from AFE2, chan. 1 6 Acquire from AFE2, chan. 2 7 Acquire from AFE2, chan. 3 8 Acquire from AFE2, chan. 4 9 Acquire chan. number idents 10 Acquire simulated data. 11=>15 Acquire but pixel data = 0			
Usage Read / Write.				
Address 0x1010 => 0	x1017			
Calibration Units	Boolean Slope 1.0	Offset 0.0		
Limits Maximum 15	5.0 Minimum 0.0	Default [1,2,3,4,5,6,7,8]		
Associations Attributes ActiveChannels, SimDatType.				
Hardware AFE:	DATA0:1:2:3, AFE:U100, AFE:P2:27:29:31:33, L0	CB:AFE_PWRDATAIO00:01:02:03:18:19:20:21.		

Notes When a ChanSrcSlct attribute has the value 9, the returned pixel data values are fixed as the number of the acquisition channel i.e. setting ChanSrcSlct[6] to a value of 9 make channel 6 an active acquisition channel and will result in all pixel data for that channel having a value of 6.

When a ChanSrcSlct attribute has a value of 10, the pixel value will be a simulated value injected at the AFE ADC serial data stream interface in the firmware.

Attribute name	ActiveChannels	array size	1
Function	Displays the number of active acquisition	n channels curr	ently selected
Firmware module	AFE	version	2.21
Description	This read only attribute displays the nur acquisition. This value is determined by		

Usage Read o	e Read only.				
Address 0x1001					
Calibration Unit	ts Channels	Slope 1.0	Offset	0.0	
Limits Maximum	8.0	Minimum 0.0	Default	8.0	
Associations Attributes	ChanSrcSlct.				
Hardware	None.				

Attribute name	SimDatType	array size 1
Function	Established the type of simulated data w	hen for channels simulating acquisition
Firmware module	AFE	version 2.21
Description	If a ChanSrcSict attribute has a value of of simulated pixel data is acquired by that this attribute is: Value Simulated data type. 0 Pixel data values of zero. Cons 1 Accumulated pixel count since 2 Psuedo random numbers in LS 3 My special key word = 0x2B36A	t channel. The value significance for tant value. boot. 8-bits (not very good).
Usage Read / Write.		
Address 0x1000		
Calibration Units B	oolean Slope 1.0	Offset 0.0
Limits Maximum 3.0	Minimum 0.0	Default 0.0

Associations Attributes

Hardware

None.

ChanSrcSlct.

Notes

Attribute name	Afe1VidOffVal	array size	4
Function	Sets the pixel data offset value for AFE	acquisition circu	its
Firmware module	AFE	version	2.21
Description	These attributes allow offsetting the pixe compensate for any DC offset in the vid		

Usage	Read / Write.			
Address	S 0x4010			
Calibrat	ion Units Value Slope 1.0 Offset 0.0			
Limits	Maximum 4095.0 Minimum 0.0 Default 0.0			
Associat Attr	tions ributes AfeRawPixData.			
Hardware LCB:AFE_CLKBIASIO48:50:54:77, LCB:XA1J1, LCB:XA2J1, AFE:U41, AFE:U141, AFE:/DAC_SYNC1, AFE:DAC_SCLK, AFE:DAC_SDIN, AFE:U92, AFE:DAC1_VOUT00:03.				
Notes The electrical offset is bipolar. Values between 0 and 2047 add a negative offset, values between 2049 and 4095 add a positive offset to the pixel data values. A value of 2048 is nominally zero offset.				
A normal value, for N-Channel operation is around 2080.				
Note that these attributes do not affect the value of simulated pixel data.				
More in	formation			

Attribute name	Afe2VidOffVal	array size	4
Function	Sets the pixel data offset value for AFE2	2 acquisition circ	uits
Firmware module	AFE	version	2.21
Description	These attributes allow offsetting the pixe compensate for any DC offset in the vid		

Usage	Read / Write.			
Address	0x 4050			
Calibrat	ON Units Value Slope 1.0 Offset 0.0			
Limits	Maximum 4095.0 Minimum 0.0 Default 0.0			
Associat Att	ONS butes AfeRawPixData.			
Hardware LCB:AFE_CLKBIASIO48:50:54:77, LCB:XA1J1, LCB:XA2J1, AFE:U41, AFE:U141, AFE:/DAC_SYNC1, AFE:DAC_SCLK, AFE:DAC_SDIN, AFE:U92, AFE:DAC1_VOUT00:03.				
Notes The electrical offset is bipolar. Values between 0 and 2047 add a negative offset, values between 2049 and 4095 add a positive offset to the pixel data values. A value of 2048 is nominally zero offset.				
A normal value, for N-Channel operation is around 2080.				
Note that these attributes do not affect the value of simulated pixel data.				
More in	ormation			

Attribute name	AfeRawPixData	array size	8
Function	Displays the most recent acquired pixel circuits i.e. this is the raw ADC convers		n the video processing
Firmware module	AFE	version	2.21

Description These attributes correspond to the raw ADC values acquired on the last conversion trigger (CTC). They are mainly used for diagnostic purposes. They are 18-bit values. Addresses 0x1030 => 0x1033 correspond to AFE1 channels 1 to 4. Addresses 0x1034 => 0x1037 correspond to AFE2 channels 1 to 4.

Usage Read of	only.			
Address 0x1030) => 0x1037			
Calibration Unit	ts ADU	Slope 1.0	Offset	0.0
Limits Maximum	262143.0	Minimum 0.0	Default	0.0
Associations Attributes	Afe1VidOffVal, A	Afe2VidOffVal, CdsStateReg.		
Hardware	None.			

Notes

Attribute name	Afe1ClkLoVal	array size	16
Function	Sets the voltage for the AFE1 associated clock channel when the clock is set to a low state		
Firmware module	AFE	version	2.21
Description	These sixteen attributes establish the voltage to set to the detector when the clock is in the Low state. These attributes control the clock voltages on the AFE1 board. The attribute association is linear i.e. lowest address corresponds to the clock[0] channel, the highest address corresponds to the clock[15] channel The clock state is set by the AfeClkStateReg attribute.		ock voltages on the st address corresponds
Usage Read / Write			

Address 0x4020 => 0x402F

Calibration Un	its Volts	Slope 114.65	Offset 2048.0
Limits Maximum	1 16.9	Minimum -16.9	Default 0.0

Associations Attributes

Afe1ClkTel, AfeClkStateReg.

Hardware

. LCB:AFE_CLKBIASIO48:51:54:77, LCB:XA1J1, LCB:XA2J1, AFE:U41, AFE:U141, AFE:/DAC_SYNC2, AFE:DAC_SCLK, AFE:DAC_SDIN, AFE:U13, AFE:VCLKLO_00:15.

Notes

Attribute name	Afe2ClkLoVal	array size) 16
Function	Sets the voltage for the AFE2 associated clock channel when the clock is set to a low state		
Firmware module	AFE	version	2.21
Description	These sixteen attributes establish the voltage to set to the detector when the clock is in the Low state. These attributes control the clock voltages on the AFE2 board. The attribute association is linear i.e. lowest address correspond to the clock[0] channel, the highest address corresponds to the clock[15] channel		ock voltages on the est address corresponds
	The clock state is set by the AfeClkSta	teReg attribute.	
Usage Read / Write).		

Calibra	tion Units	Volts	Slope 114.65	Offset	2048.0
Limits	Maximum	16.9	Minimum -16.9	Default	0.0

Associations Attributes

Afe2ClkTel, AfeClkStateReg.

```
Hardware
```

. LCB:AFE_CLKBIASIO48:51:54:77, LCB:XA1J1, LCB:XA2J1, AFE:U41, AFE:U141, AFE:/DAC_SYNC2, AFE:DAC_SCLK, AFE:DAC_SDIN, AFE:U13, AFE:VCLKLO_00:15.

Notes

Attribute name	Afe1ClkHiVal	array size 16	
Function	Sets the voltage for the AFE1 associate a high state	ed clock channel when the clock is set to	
Firmware module	AFE	version 2.21	
Description	These sixteen attributes establish the voltage to set to the detector when the clock is in the High state. These attributes control the clock voltages on the AFE1 board. The attribute association is linear i.e. lowest address corresponds to the clock[0] channel, the highest address corresponds to the clock[15] channel.		
	The clock state is set by the AfeClkSta	teReg attribute.	
Usage Read / Write			
Address 0x4030 => 0	x403F		
Calibration Units	Volts Slope 114.65	Offset 2048.0	
Limits Maximum 16	6.9 Minimum -16.9	Default 0.0	

Associations Attributes

Afe1ClkTel, AfeClkStateReg.

Hardware

. LCB:AFE_CLKBIASIO48:51:54:77, LCB:XA1J1, LCB:XA2J1, AFE:U41, AFE:U141, AFE:/DAC_SYNC3, AFE:DAC_SCLK, AFE:DAC_SDIN, AFE:U27, AFE:VCLKHI_00:15.

Notes

Attribute	name	Afe2ClkHiVal	array size	16	
Function		Sets the voltage for the AFE2 associated clock channel when the clock is set to a high state			
Firmware	module	AFE	version	2.21	
Description		These sixteen attributes establish the voltage to set to the detector when the clock is in the High state. These attributes control the clock voltages on the AFE2 board. The attribute association is linear i.e. lowest address corresponds to the clock[0] channel, the highest address corresponds to the clock[15] channel The clock state is set by the AfeClkStateReg attribute.		ock voltages on the st address corresponds	
Usage	Read / Write				
Address	0x4070 => 0	0x407F			

Calibra	tion Units	Volts	Slope 114.65	Offset	2048.0
Limits	Maximum	16.9	Minimum -16.9	Default	0.0

Associations Attributes

es Afe2ClkTel, AfeClkStateReg.

Hardware

. LCB:AFE_CLKBIASIO48:51:54:77, LCB:XA1J1, LCB:XA2J1, AFE:U41, AFE:U141, AFE:/DAC_SYNC3, AFE:DAC_SCLK, AFE:DAC_SDIN, AFE:U27, AFE:VCLKHI_00:15.

Notes

Attribute name	Afe1ClkTel	array size 16
Function	Returns the actual clock voltage preser board.	at the detector produced by the AFE1
Firmware module	AFE	version 2.21
Description	These attributes return the voltage of th side of the detector isolation switches i. output of the clock amplifier device.	

Usage Read	only.			
Address 0x801	0 => 0x801F			
Calibration Un	its Volts	Slope 100.97	Offset	1800.0
Limits Maximum	1 18.0	Minimum -18.0	Default	0.0
Associations Attributes Afe1ClkLoVal, Afe1ClkHiVal, AfeClkStateReg.				
Hardware	AFE:/TELADC0_SYN AFE:TEL_SCLK, AFI	IO57-58-59-61-62-63, AFE:U41, AFE:/TELI NC, AFE:/TELMUX0_SYNC, AFE:TELMUX E:TELADC_DOUT, AFE:/TELMON_DOUT(I6-17, LCB:AFE_PWRDATA14-16-17-32-34	1_SYNC, AFÉ:T), AFE:/TELMOI	ELADC_DIN, AFE:U141,
Notos				

Attribute name	Afe2ClkTel	array size 16
Function	Returns the actual clock voltage preser board.	nt at the detector produced by the AFE2
Firmware module	AFE	version 2.21
Description	These attributes return the voltage of the clock associated signal at the inpu side of the detector isolation switches i.e they represent the voltage at the output of the clock amplifier device.	

Usage Read	only.			
Address 0x805	0 => 0x805F			
Calibration Un	its Volts	Slope 100.97	Offset	1800.0
Limits Maximum	18.0	Minimum -18.0	Default	0.0
Associations Attributes Afe2ClkLoVal, Afe2ClkHiVal, AfeClkStateReg.				
Hardware LCB:AFE_CLKBIASIO57-58-59-61-62-63, AFE:U41, AFE:/TELMON0_SYNC, AFE:/TELMON1_SYNC, AFE:/TELADC0_SYNC, AFE:/TELMUX0_SYNC, AFE:TELMUX1_SYNC, AFE:TELADC_DIN, AFE:U141, AFE:TEL_SCLK, AFE:TELADC_DOUT, AFE:/TELMON_DOUT0, AFE:/TELMON_DOUT1. AFE:AFE_DATA14-16-17, LCB:AFE_PWRDATA14-16-17-32-34-35.				
Notes				

Attribute declaration

Attribute name	Afe1LvBiasVal	array size 8
Function	Establishes the voltage of the low voltage	ge biases produced by the AFE1 board.
Firmware module	AFE	version 2.21
Description	These eight attributes establish the volta voltage bias generators of AFE1. The a address corresponds to the LVBias[0] c corresponds to the LVBias[7] channel	ttribute association is linear i.e. lowest

Usage Read /	′ Write.			
Address 0x4000	0 => 0x4007			
Calibration Uni	its Volts	Slope 113.96	Offset	2047.48
Limits Maximum	16.9	Minimum -16.9	Default	0.0
Associations Attributes	Afe1LvBiasTel.			
Hardware		O48:49:53:77, LCB:XA1J1, LCB:XA2J1, AF E:DAC_SDIN, AFE:U48, AFE:DAC0_VOUT(J141, AFE:/DAC_SYNC0,

Attribute name	Afe2LvBiasVal	array size 8
Function	Establishes the voltage of the low voltage	e biases produced by the AFE2 board.
Firmware module	AFE	version 2.21
Description	These eight attributes establish the voltage applied to the detector by the low voltage bias generators of AFE2. The attribute association is linear i.e. lowe address corresponds to the LVBias[0] channel, the highest address corresponds to the LVBias[7] channel	

Usage Read /	′ Write.			
Address 0x4040	0 => 0x4047			
Calibration Uni	its Volts	Slope 113.96	Offset	2047.48
Limits Maximum	16.9	Minimum -16.9	Default	0.0
Associations Attributes	Afe2LvBiasTel.			
Hardware		O48:49:53:77, LCB:XA1J1, LCB:XA2J1, AF E:DAC_SDIN, AFE:U48, AFE:DAC0_VOUT(J141, AFE:/DAC_SYNC0,

Attribute name	Afe1LvBiasTel	array size 8
Function	Returns the actual low voltage bias pre AFE1 board.	sent at the detector produced by the
Firmware module	AFE	version 2.21
Description	These attributes return the voltage of the low voltage bias signal at the inp side of the detector isolation switches i.e they represent the voltage at the output of the bias amplifier device.	

Usage Read of	nly.			
Address 0x8000	=> 0x8007			
Calibration Unit	s Volts	Slope 100.21	Offset	1792.63
Limits Maximum	18.0	Minimum -18.0	Default	0.0
Associations Attributes	Afe1LvBiasVal.			
Hardware	AFE:/TELADC0_SYN AFE:TEL_SCLK, AFE	O57-58-59-61-62-63, AFE:U41, AFE:/TELMO IC, AFE:/TELMUX0_SYNC, AFE:TELMUX1_ E:TELADC_DOUT, AFE:/TELMON_DOUT0, 6-17, LCB:AFE_PWRDATA14-16-17-32-34-3	SYNC, AFÉ:TI AFE:/TELMON	ELADC_DIN, AFE:U141,
Notes				

Attribute name	Afe2LvBiasTel	array size 8
Function	Returns the actual low voltage bias pre AFE2 board.	sent at the detector produced by the
Firmware module	AFE	version 2.21
Description	These attributes return the voltage of the low voltage bias signal at the inp side of the detector isolation switches i.e they represent the voltage at the output of the bias amplifier device.	

Usage Read of	only.			
Address 0x8040	0 => 0x8047			
Calibration Uni	its Volts	Slope 100.21	Offset	1792.63
Limits Maximum	18.0	Minimum -18.0	Default	0.0
Associations Attributes	Afe2LvBiasVal.			
Hardware	AFE:/TELADC0_SYN AFE:TEL_SCLK, AFI	IO57-58-59-61-62-63, AFE:U41, AFE:/TEI NC, AFE:/TELMUX0_SYNC, AFE:TELMU E:TELADC_DOUT, AFE:/TELMON_DOU 16-17, LCB:AFE_PWRDATA14-16-17-32-3	K1_SYNC, AFE:T [0, AFE:/TELMOI	ELADC_DIN, AFE:U141,
Notes				

Attribute name	Afe1HvBiasVal	array size 8
Function	Establishes the voltage of the High volta	age biases produced by the AFE1 board.
Firmware module	AFE	version 2.21
Description	These eight attributes establish the volt voltage bias generators of AFE1. The a address corresponds to the HvBias[0] of corresponds to the HvBias[7] channel.	ttribute association is linear i.e. lowest

The polarity of these biases are controlled by the **VhvPolaritySlct** attribute.

Usage Read /	/ Write.			
Address 0x4008	8 => 0x400F			
Calibration Uni	its Volts	Slope 72.82	Offset	2047.78
Limits Maximum	28.0	Minimum -28.0	Default	0.0
Associations Attributes	Afe1HvBiasTel, V	VhvPolaritySlct.		
Hardware		O48:49:53:77, LCB:XA1J1, LCB:XA2 E:DAC_SDIN, AFE:U48, AFE:DAC0_V		141, AFE:/DAC_SYNC0,

Notes

Attribute name	Afe2HvBiasVal	array size 8
Function	Establishes the voltage of the High volta	age biases produced by the AFE2 board.
Firmware module	AFE	version 2.21
Description	These eight attributes establish the volta voltage bias generators of AFE2. The at address corresponds to the HvBias[0] c corresponds to the HvBias[7] channel The polarity of these biases are controll	ttribute association is linear i.e. lowest hannel, the highest address

Usage Read	/ Write.			
Address 0x404	48 => 0x404F			
Calibration Ur	nits Volts	Slope 72.82	Offset	2047.78
Limits Maximum	n 28.0	Minimum -28.0	Default	0.0
Associations Attributes	Afe2HvBiasTel, ^v	VhvPolaritySlct.		
Hardware		O48:49:53:77, LCB:XA1J1, LCB:XA2, E:DAC_SDIN, AFE:U48, AFE:DAC0_\		141, AFE:/DAC_SYNC0,

Attribute name	Afe1HvBiasTel	array size 8
Function	Returns the actual High voltage bias pr AFE1 board.	resent at the detector produced by the
Firmware module	AFE	version 2.21
Description	These attributes return the voltage of the High voltage bias signal at the inp side of the detector isolation switches i.e they represent the voltage at the output of the bias amplifier device.	

Usage Read only	<i>י</i> .			
Address 0x8008 =>	> 0x800F			
Calibration Units	Volts	Slope 66.8	Offset	1880.45
Limits Maximum	33.0	Minimum -28.0	Default	0.0
Associations Attributes Af	fe1HvBiasVal.			
AF AF	FE:/TELADC0_SYN(FE:TEL_SCLK, AFE	O57-58-59-61-62-63, AFE:U41, AFE:/TELM IC, AFE:/TELMUX0_SYNC, AFE:TELMUX1 E:TELADC_DOUT, AFE:/TELMON_DOUT0, 6-17, LCB:AFE_PWRDATA14-16-17-32-34-	SYNC, AFE:T	ELADC_DIN, AFE:U141,
Notes				

Attribute name	Afe2HvBiasTel	array size 8
Function	Returns the actual High voltage bias pr AFE2 board.	esent at the detector produced by the
Firmware module	AFE	version 2.21
Description	These attributes return the voltage of the High voltage bias signal at the inp side of the detector isolation switches i.e they represent the voltage at the output of the bias amplifier device.	

Usage Read only.	-			
Address 0x8048 =>	→ 0x804F			
Calibration Units	Volts	Slope 66.8	Offset	1880.45
Limits Maximum	33.0	Minimum -28.0	Default	0.0
Associations Attributes Af	fe2HvBiasVal.			
AF AF	FE:/TELADC0_SYNC FE:TEL_SCLK, AFE:	O57-58-59-61-62-63, AFE:U41, AFE:/TELM C, AFE:/TELMUX0_SYNC, AFE:TELMUX1 E:TELADC_DOUT, AFE:/TELMON_DOUT0, 6-17, LCB:AFE_PWRDATA14-16-17-32-34-	_SYNC, AFÉ:TI AFE:/TELMON	ELADC_DIN, AFE:U141,
Notes				

Attribute name	Afe1Vn50Tel	array size	1
Function	Returns the telemetry voltage correspondence supply.	nding to the AFE	1 local -5v power
Firmware module	AFE	version	2.21
Description	This is the analog negative supply volta circuitry.	age used for the	video processor

Usage Read	d only.			
Address 0x80	2A			
Calibration U	nits Volts Slope 204.14	Offset	3074.3	
Limits Maximur	m 5.0 Minimum -15.0	Default	0.0	
Associations Attributes VanaPowerEnable, PwrUpAfeSupplies, Vana-Amps.				
Hardware	See the description for the TelScanCmd attribute			
Notes				

Attribute name	Afe2Vn50Tel	array size	1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE	2 local -5v power
Firmware module	AFE	version	2.21
Description	This is the analog negative supply volta circuitry.	age used for the	video processor

Usage Read	d only.			
Address 0x80	6A			
Calibration U	nits Volts Slope 204.14	Offset	3074.3	
Limits Maximur	m 5.0 Minimum -15.0	Default	0.0	
Associations Attributes VanaPowerEnable, PwrUpAfeSupplies, Vana-Amps.				
Hardware	See the description for the TelScanCmd attribute			
Notes				

Attribute name	Afe1Vp50Tel	array size	e 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFI	E1 local +5v power
Firmware module	AFE	version	2.21
Description	This is the analog positive supply voltage and some analog functions.	ge used for the i	nterface logic circuitry

Usage Read of	only.				
Address 0x8027	7				
Calibration Uni	its Volts	Slope	409.6	Offset	0.0
Limits Maximum	10.0	Minimur	m 0.0	Default	0.0
Associations Attributes	VanaPowerEnab	ole, PwrUp	oAfeSupplies, Vana	a+Amps.	
Hardware	See the description	on for the T	FelScanCmd attribu	te	
Notes					

Attribute name	Afe2Vp50Tel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE2 local +5v power
Firmware module	AFE	version 2.21
Description	This is the analog positive supply voltage and some analog functions.	ge used for the interface logic circuitry

Usage Read	only.				
Address 0x806	7				
Calibration Un	its Volts	Slope 40	09.6	Offset	0.0
Limits Maximum	1 0.0	Minimum	0.0	Default	0.0
Associations Attributes	VanaPowerEnat	ole, PwrUpA	feSupplies, Vana+Amp)S.	
Hardware	See the description	on for the Tel	ScanCmd attribute		
Notes					

Attribute name	Afe1Vp55Tel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE1 local +5.5v power
Firmware module	AFE	version 2.21
Description	This is the analog positive supply voltage used for the analog video processor reference supplies, and DAC biasing circuitry.	

Usage Read	d only.		
Address 0x80)28		
Calibration U	Inits Volts	Slope 409.6	Offset 0.0
Limits Maximu	m 10.0	Minimum 0.0	Default 0.0
Associations Attributes	VanaPowerEnal	ble, PwrUpAfeSupplies, Va	na+Amps.
Hardware	See the descripti	ion for the TelScanCmd attrib	oute
Notes			

Attribute name	Afe2Vp55Tel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE2 local +5.5v power
Firmware module	AFE	version 2.21
Description	This is the analog positive supply volta reference supplies, and DAC biasing ci	ge used for the analog video processor, rcuitry.

Usage Read	d only.			
Address 0x80)68			
Calibration U	Inits Volts	Slope 409.6	Offset	0.0
Limits Maximu	m 10.0	Minimum 0.0	Default	0.0
Associations Attributes	VanaPowerEnat	ble, PwrUpAfeSupplie	es, Vana+Amps.	
Hardware	See the descripti	on for the TelScanCm o	d attribute	
Notes				

Attribute name	Afe1Vp33Tel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE1 local +3.3 power
Firmware module	AFE	version 2.21
Description	This is the digital positive supply voltag	e used for the board interface circuitry.

Usage Read only.		
Address 0x8026		
Calibration Units Volts Slope 819.2	Offset	0.0
Limits Maximum 5.0 Minimum 0.0	Default	0.0
Associations Attributes VanaPowerEnable, PwrUpAfeSupplies, Vana+Am	ps.	
Hardware See the description for the TelScanCmd attribute		
Notes		

Attribute name	Afe2Vp33Tel	array size	ð 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFI	E2 local +3.3v power
Firmware module	AFE	version	2.21
Description	This is the digital positive supply voltag	e used for the b	oard interface circuitry.

Usage Read of	nly.				
Address 0x8066	i				
Calibration Unit	t <mark>s</mark> Volts	Slope 81	9.2	Offset	0.0
Limits Maximum	5.0	Minimum	0.0	Default	0.0
Associations Attributes	VanaPowerEnab	le, PwrUpAf	eSupplies, Vana+Amp	95 .	
Hardware	See the description	on for the Tel s	ScanCmd attribute		
Notes					

Attribute name	Afe1VplfcTel	array size 1
Function	Returns the telemetry voltage corresponsion supply.	nding to the AFE1⇔LCB interface power
Firmware module	AFE	version 2.21
Description	This is the digital positive supply voltag It is derived from the AFE Vp33 supply.	e used for the inter-board digital signals.

Usage Read	only.				
Address 0x802	9				
Calibration Un	its Volts	Slope 819.2	2	Offset	0.0
Limits Maximum	5.0	Minimum C	0.0	Default	0.0
Associations Attributes	VanaPowerEnab	ole, PwrUpAfeS	Supplies, Vana+Amp	s.	
Hardware	See the description	on for the TelSc a	anCmd attribute		
Notes					

Attribute name	Afe2VplfcTel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE2⇔LCB interface power
Firmware module	AFE	version 2.21
Description	This is the digital positive supply voltag It is derived from the AFE Vp33 supply.	e used for the inter-board digital signals.

Usage Read	only.				
Address 0x806	9				
Calibration Un	its Volts	Slope 81	9.2	Offset	0.0
Limits Maximum	5.0	Minimum	0.0	Default	0.0
Associations Attributes	VanaPowerEnab	ble, PwrUpAf	feSupplies, Vana+Amp	os.	
Hardware	See the description	on for the Tel	ScanCmd attribute		
Notes					

Attribute name	Afe1Vp100Tel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE1 +10v analog power
Firmware module	AFE	version 2.21
Description	This is the analog positive supply voltaged and the analog positive supply voltaged and the analog switching fur	ge used for the video processor circuitry octions.

Usage Read	only.			
Address 0x803	34			
Calibration Un	hits Volts	Slope 204.14	Offset	0.0
Limits Maximum	n 20.0	Minimum 0.0	Default	0.0
Associations Attributes	VanaPowerEnab	ble, PwrUpAfeSupplie	es, Vana+Amps.	
Hardware	See the description	on for the TelScanCm o	d attribute	
Notes				

Attribute name	Afe2Vp100Tel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE2 +10v analog power
Firmware module	AFE	version 2.21
Description	This is the analog positive supply voltaged on the second se	ge used for the video processor circuitry octions.

Usage Read	only.				
Address 0x807	74				
Calibration Ur	nits Volts	Slope 20	4.14	Offset	0.0
Limits Maximun	n 20.0	Minimum	0.0	Default	0.0
Associations Attributes	VanaPowerEnak	ole, PwrUpAf	ēSupplies, Vana+Amp	S.	
Hardware	See the description	on for the Tel s	ScanCmd attribute		
Notes					

Attribute name	Afe1Vn100Tel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE1 -10v analog power
Firmware module	AFE	version 2.21
Description	This is the analog positive supply voltage used for the video processor circuitry – In particular, the analog switching functions.	

Usage Read	only.			
Address 0x803	5			
Calibration Un	its Volts	Slope 136.5	Offset	3412.5
Limits Maximum	1 5.0	Minimum -25.0	Default	0.0
Associations Attributes	VanaPowerEnat	ole, PwrUpAfeSupplies, Vana-Am	os.	
Hardware	See the description	on for the TelScanCmd attribute		
Notes				

Attribute name	Afe2Vn100Tel	array size 1
Function	Returns the telemetry voltage correspo supply.	nding to the AFE2 -10v analog power
Firmware module	AFE	version 2.21
Description	This is the analog positive supply voltage used for the video processor circuit – In particular, the analog switching functions.	

Usage	Read only.		
Address	0x8075		
Calibration	Units Volts Slope 136.5	Offset	3412.5
Limits Max	kimum 5.0 Minimum -25.0	Default	0.0
Association Attribut		5.	
Hardwa	are See the description for the TelScanCmd attribute		
Notes			

Attribute name	Afe1TpClk1	array size 1
Function	Controls the multiplexor for the AFE tes	st point JT3 pin 2.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the clock wave that can be selected are: Value Clock waveform 0 AFE1 CLK00 1 AFE1 CLK04 2 AFE1 CLK08 3 AFE1 CLK12	eforms on AFE1 JT3 pin 2. The clocks
Usage Read / Write	9.	
Address 0x7000		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	ClkStateReg, Afe1ClkLoVal, Afe1ClkHi	Val.
Hardware		

Attribute name	Afe2TpClk1	array size 1
Function	Controls the multiplexor for the AFE2 to	est point JT3 pin 2.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the clock wave that can be selected are: Value Clock waveform 0 AFE2 CLK00 1 AFE2 CLK04 2 AFE2 CLK08 3 AFE2 CLK12	eforms on AFE2 JT3 pin 2. The clocks
Usage Read / Write	Э.	
Address 0x7008		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	ClkStateReg, Afe2ClkLoVal, Afe2ClkHi	Val.
Hardware		

Attribute name	Afe1TpClk2	array size 1
Function	Controls the multiplexor for the AFE tes	st point JT3 pin 4.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the clock wave that can be selected are: Value Clock waveform 0 AFE1 CLK01 1 AFE1 CLK05 2 AFE1 CLK09 3 AFE1 CLK13	eforms on AFE1 JT3 pin 4. The clocks
Usage Read / Write	Э.	
Address 0x7001		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	ClkStateReg, Afe1ClkLoVal, Afe1ClkHi	Val.
Hardware		

Attribute name	Afe2TpClk2	array size 1
Function	Controls the multiplexor for the AFE2 te	est point JT3 pin 4.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the clock wave that can be selected are: Value Clock waveform 0 AFE2 CLK01 1 AFE2 CLK05 2 AFE2 CLK09 3 AFE2 CLK13	eforms on AFE2 JT3 pin 4. The clocks
Usage Read / Write).	
Address 0x7009		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	ClkStateReg, Afe2ClkLoVal, Afe2ClkHi\	Val.
Hardware		

Attribute name	Afe1TpClk3	array size 1
Function	Controls the multiplexor for the AFE tes	st point JT3 pin 6.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the clock wave that can be selected are: Value Clock waveform 0 AFE1 CLK02 1 AFE1 CLK06 2 AFE1 CLK10 3 AFE1 CLK14	eforms on AFE1 JT3 pin 6. The clocks
Usage Read / Write	9.	
Address 0x7002		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	ClkStateReg, Afe1ClkLoVal, Afe1ClkHi	Val.
Hardware		

Attribute name	Afe2TpClk3	array size 1
Function	Controls the multiplexor for the AFE2 te	est point JT3 pin 6.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the clock wave that can be selected are: Value Clock waveform 0 AFE2 CLK02 1 AFE2 CLK06 2 AFE2 CLK10 3 AFE2 CLK14	eforms on AFE2 JT3 pin 6. The clocks
Usage Read / Write	<u>).</u>	
Address 0x700A		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	ClkStateReg, Afe2ClkLoVal, Afe2ClkHi	Val.
Hardware		

Attribute name	Afe1TpClk4	array size 1
Function	Controls the multiplexor for the AFE tes	st point JT3 pin 8.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the clock wave that can be selected are: Value Clock waveform 0 AFE1 CLK03 1 AFE1 CLK07 2 AFE1 CLK11 3 AFE1 CLK15	eforms on AFE1 JT3 pin 8. The clocks
Usage Read / Write	9.	
Address 0x7003		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	ClkStateReg, Afe1ClkLoVal, Afe1ClkHi'	Val.
Hardware		

Attribute name	Afe2TpClk4	array size 1		
Function	Controls the multiplexor for the AFE2 to	Controls the multiplexor for the AFE2 test point JT3 pin 8.		
Firmware module	AFE	version 2.21		
Description	Set this attribute to view the clock wave that can be selected are: Value Clock waveform 0 AFE2 CLK03 1 AFE2 CLK07 2 AFE2 CLK11 3 AFE2 CLK15	eforms on AFE2 JT3 pin 8. The clocks		
Usage Read / Write	Э.			
Address 0x700B				
Calibration Units	Boolean Slope 1.0	Offset 0.0		
Limits Maximum 3.	0 Minimum 0.0	Default 0.0		
Associations Attributes Afe	ClkStateReg, Afe2ClkLoVal, Afe2ClkHi	Val.		
Hardware				

Attribute name	Afe1TpLvBias1	array size 1
Function	Controls the low voltage bias multiplexo	r for the AFE test point JT2 pin 2.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the low voltage The low voltage biases that can be sele Value Bias waveform 0 AFE1 LvBias0 1 AFE1 LvBias2 2 AFE1 LvBias4 3 AFE1 LvBias6	
Usage Read / Write		
Address 0x7004		
Calibration Units	Boolean <mark>Slope</mark> 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe ²	1LvBiasVal.	
Hardware		

Attribute name	Afe2TpLvBias1	array size 1
Function	Controls the low voltage bias multiplexo	r for the AFE2 test point JT2 pin 2.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the low voltage The biases that can be selected are: Value Bias waveform 0 AFE2 LvBias0 1 AFE2 LvBias2 2 AFE2 LvBias4 3 AFE2 LvBias6	bias waveforms on AFE2 JT2 pin 2.
Usage Read / Write	9.	
Address 0x700C		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	2LvBiasVal.	
Hardware		

Attribute name	Afe1TpLvBias2	array size	• 1
Function	Controls the low voltage bias multiplexo	r for the AFE te	st point JT2 pin 4.
Firmware module	AFE	version	2.21
Description	Set this attribute to view the low voltage The low voltage biases that can be sele Value Bias waveform 0 AFE1 LvBias1 1 AFE1 LvBias2 2 AFE1 LvBias5 3 AFE1 LvBias7		s on AFE1 JT2 pin 4.
Usage Read / Write			
Address 0x7005			
Calibration Units	Boolean Slope 1.0	Offse	t 0.0
Limits Maximum 3.	0 Minimum 0.0	Defa	ult 0.0
Associations Attributes Afe ²	ILvBiasVal.		

Hardware

.

Notes

Attribute name	Afe2TpLvBias2	array size 1
Function	Controls the low voltage bias multiplexo	r for the AFE2 test point JT2 pin 4.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the low voltage The biases that can be selected are: Value Bias waveform 0 AFE2 LvBias1 1 AFE2 LvBias3 2 AFE2 LvBias5 3 AFE2 LvBias7	e bias waveforms on AFE2 JT2 pin 4.
Usage Read / Write).	
Address 0x700D		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	2LvBiasVal.	

Hardware

Notes

6.

Attribute name	Afe1TpHvBias1	array size 1
Function	Controls the High voltage bias multiple:	kor for the AFE test point JT2 pin 6.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the High voltage The High voltage biases that can be set Value Bias waveform 4 AFE1 HvBias0 5 AFE1 HvBias2 6 AFE1 HvBias4 7 AFE1 HvBias6	
Usage Read / Write).	
Address 0x7006		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0
Associations Attributes Afe	1HvBiasVal, VhvPolaritySlct.	

Hardware

.

Notes

Attribute name	Afe2TpHvBias1	array size	1
Function	Controls the High voltage bias multiple	or for the AFE2 tes	t point JT2 pin 6.
Firmware module	AFE	version 2.	21
Description	Set this attribute to view the High voltage The biases that can be selected are: Value Bias waveform 0 AFE2 HvBias0 1 AFE2 HvBias2 2 AFE2 HvBias4 3 AFE2 HvBias6	ge bias waveforms o	on AFE2 JT2 pin 6.
Usage Read / Write	».		
Address 0x700E			
Calibration Units	Boolean Slope 1.0	Offset	0.0
Limits Maximum 3.	0 Minimum 0.0	Default	0.0
Associations Attributes Afe	2HvBiasVal, VhvPolaritySlct.		

Hardware

Notes

Attribute name	Afe1TpHvBias2	array size 1				
Function	Controls the High voltage bias multiplex	or for the AFE test point	t JT2 pin 8.			
Firmware module	AFE	version 2.21				
Description	Set this attribute to view the High voltag The High voltage biases that can be sel Value Bias waveform 0 AFE1 HvBias1 1 AFE1 HvBias2 2 AFE1 HvBias5 3 AFE1 HvBias7		E1 JT2 pin 8.			
Usage Read / Write						
Address 0x7007						
Calibration Units	Boolean Slope 1.0	Offset 0.0	0			
Limits Maximum 3.	0 Minimum 0.0	Default (0.0			
Associations Attributes Afe1HvBiasVal, VhvPolaritySlct.						

Hardware

.

Notes

Attribute name	Afe2TpHvBias2	array size 1
Function	Controls the High voltage bias multiple	or for the AFE2 test point JT2 pin 8.
Firmware module	AFE	version 2.21
Description	Set this attribute to view the High voltage The biases that can be selected are: Value Bias waveform 0 AFE2 HvBias1 1 AFE2 HvBias3 2 AFE2 HvBias5 3 AFE2 HvBias7	ge bias waveforms on AFE2 JT2 pin 8.
Usage Read / Write		
Address 0x700F		
Calibration Units	Boolean Slope 1.0	Offset 0.0
Limits Maximum 3.	0 Minimum 0.0	Default 0.0

Associations Attributes

Afe2HvBiasVal, VhvPolaritySlct.

Hardware

Notes

System status word decoding

The system status word is generated by the Wishbone bus interconnect logic (Intercon). Each bus slave puts its module specific 8-bit status word on the individual 'SlaveDataOut' bus signals whenever the bus is unused by that slave ('SlaveStrobeln'=low). The intercon latches the data from each slave and maps it to the 32-bit 'SlaveDataIn' bus, common to all slave interfaces during each unused Wishbone bus cycles. The status information is latched in the slave bus interface module and used control its function. This status transport method allows the individual modules to communicate with each other without overhead.

The PAN can read this common status word from every slave module by accessing the xxxModInStatus attribute at address 0xFFFD.

Bit	Signal	Origin	Used by	Significance when true
0	TempChanSlct(0)	PSM	CFG	1 of 0 deceder for the course of the DLF
1	TempChanSlct(1)	PSM	CFG	1 of 8 decoder for the source of the DHE
2	TempChanSlct(2)	PSM	CFG	temperature stabilization servo feedback.
3	AFE1_Detected	CFG	PSM,AFE	AFE1 I2C bus detected. AFE1 is physically present
4	AFE2_Detected	CFG	PSM,AFE	AFE2 I2C bus detected. AFE1 is physically present
5	PackedPixels	PIX	LCB	Pack two 16-bit pixels into every PAN pix data word
6	Pixels16	PIX	LCB	Pixel data has been truncated to16-bit values
7	DhelsSlave	CFG	LCB,CLK	DHE is operating as a slave controller
8	StreamMode	PIX	AFE	Pix data to bypass the image buffer memory.
9:20	Not Used			
21	AFE1_Enabled	AFE	PSM	AFE1 is in use – supply power to it.
22	AFE2_Enabled	AFE	PSM	AFE2 is in use – supply power to it.
23	VhvPolarity	PSM	AFE	High voltage biases are positive potentials
24	AFEPowerlsOn	PSM	AFE	The power is on and stable to the AFE boards
25	ClocksAreLocked	CLK	PIX	The clock generator device has acquired lock
26	MemPwrEnabled	PSM	PIX	The image buffer memory is available
27	LineStart	CFG	AFE	Sequencer strobe – New line is next pixel
28	FrameStart	CFG	AFE	Sequencer strobe – New frame is next pixel
29	ReadoutInProgress	CFG	AFE	Sequencer strobe – Keep quiet, readout in progress
30	AsyncFlag	LCB	CFG	DHE is not synchronized to a PAN
31	ShutDownQuick	PSM	AFE	Everything is cocked up – Shutdown is in progress. Save what you can.

Firmware debug signals

Debug signal group selection

Use the **DbgSigSlct** attribute to bring sets of diagnostic signals out of the FPGA and onto LCB:J4 (LCB:CFG_DATA(0:7)). These signals can be used to identify certain problems (buss congestion – look at system or auxiliary groups) and to provide triggers to observe hardware functions (power supply – look at sync clocks to identify switch mode regulator ripple, etc.).

The signals brought out to this port are multiplexed at the system level of firmware from 8-bit wide busses coming from each module. You can change the significance of these signals by editing the schematic at the module level and regenerating the boot loader files. For transitory occasions you might want to just program the FPGA directly while leaving the eeprom store code intact.

	DbgSigSlct attribute value									
	0	1	2	3	4	5	6 & 7	8	9	10
Bit	Not used	LCB Control	PSM Services	CFG Services	PIX Services	AFE Control	Not used	CLK Services	System group	Auxiliary group
0		GIGe_PIXEL DATA(0)	V33_SYNC	SYNC_POWER	app_af_cmd(0)	DacCntrlDataRdy		ClkCntrlClk	WbSlaveAck(0)	WbSlaveStbIn(0)
1		GIGe_PIXEL DATA(1)	VANA_SYNC	SE_READY	app_af_wren	SerialClk(0)		ClkCntrlData	WbSlaveAck(1)	WbSlaveStbIn(1)
2		GIGe_PIXEL DATA(2)	VCB_SYNC	FrameStart	app_af_addr(2)	StrmData(0)		ClkCntrlSync	WbStatCycle	WbSlaveStbIn(2)
3		GIGeDataOutRdy	VHV_SYNC	LineStart	app_af_addr(1)	Strmdata(1)		ClkLoopLock	WbSlaveErr	WbSlaveStbIn(3)
4		GIGe_DVAL	LOGIC_SYNC	MstrWrtEn	app_wdf_wren	StrmFrameStart		ClkCntrlGoe	WbSlaveWrt	WbSlaveStbIn(4)
5		GIGe_LVAL	SEQ_SYNC_CLK	MstrSdaOut(2)	app_wdf_afull	StrmLineStart		ClkCntrlCs-n	WbSlaveCycle	WbSlaveStbIn(5)
6		GIGe_FVAL	RunServo	MstrSdaIn	app_af_afull	StrmDataRdy		BCLK_FEED	Mstr0Grant	WbSlaveStbIn(6)
7		GIGe_PIXEL_CLK	AFEPwrlsOn	MstrScl	MemDataClk	StrDataClk		DCLK_FEED	Mstr1Grant	WbSlaveStbIn(7)

This table shows the signals available at each bit position for all legal values of the **DbgSigSlct** attribute.

Debug trigger selection

Use the **DbgTrigSlct** attribute to create a trigger on the LCB:TSM_PRESENT signal on LCB:J13:1. This signal can be used to synchronize an oscilloscope or trigger a logic analyzer for diagnostic purposes. The **DbgTrigSlct** attribute has two fields: the module select bits (bits 6:3) which has the same coding as the **DbgSigSlct** attribute and the signal select bits (2:0) which select the individual signal from the selected module group